libLCS is a hardware description library in C++ aiming to be as powerfull and easy as the Verilog HDL. It currently supports logic gates, flipflops, clock, and facilitates delays, continuous assignments and variable value dumping into VCD files.

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2), GNU Library or Lesser General Public License version 2.0 (LGPLv2)

Follow Logic Circuit Simulation in C++

Logic Circuit Simulation in C++ Web Site

Other Useful Business Software
Grafana: The open and composable observability platform Icon
Grafana: The open and composable observability platform

Faster answers, predictable costs, and no lock-in built by the team helping to make observability accessible to anyone.

Grafana is the open source analytics & monitoring solution for every database.
Learn More
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Logic Circuit Simulation in C++!

Additional Project Details

Languages

English

Intended Audience

Education, Science/Research, Telecommunications Industry

Programming Language

C++

Related Categories

C++ Simulation Software, C++ Electronic Design Automation (EDA) Software, C++ Computer Aided Instruction (CAI) Software

Registered

2006-09-18