Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.

Project Activity

See All Activity >

Follow Icarus Verilog

Icarus Verilog Web Site

Other Useful Business Software

Find out what (or who) is slowing down your network Icon
Find out what (or who) is slowing down your network Icon

Get comprehensive network bandwidth analysis and performance monitoring with SolarWinds® Bandwidth Analyzer Pack.

Network slow, but you don't know the cause? Use Bandwidth Analyzer Pack (BAP) to monitor and analyze network bandwidth performance and traffic patterns. With BAP, you can identify which users, applications, and protocols are consuming the most bandwidth. You can also monitor Wireless LAN Controller traffic to see what applications and clients are using your wireless network. Try it free for 30 days!

Rate This Project

Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
11
0
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5

User Reviews

  • iverilog is a unique and spectacular Verilog simulation package. Truly a remarkable effort.

  • So much easier to use than the Mentor or Xilinx tools.

  • Just perfect.

  • Very good tool and also i have one question at the time of synthesis coding in icarus verilog compiler 0.8 version. it gives error, the process is not synthesized. Please anyone tell me, what can i do for the problem.

  • Great tool

Read more reviews >

Additional Project Details

Intended Audience

Advanced End Users, Developers

User Interface

Command-line

Programming Language

C, C++, VHDL/Verilog, Yacc

Registered

2005-10-03