Build VMs, containers, AI, databases, storage—all in one place.
Start your project in minutes. After credits run out, 20+ products include free monthly usage. Only pay when you're ready to scale.
Get Started
Earn up to 16% annual interest with Nexo.
Access competitive interest rates on your digital assets.
Generate interest, borrow against your crypto, and trade a range of cryptocurrencies — all in one platform.
Geographic restrictions, eligibility, and terms apply.
Simple single cycle processor based on triadic Harvard architecture.
A 32-bit MIPS simple single cycle processor based on triadic Harvard architecture with a RISC-like ISA.
This project is done in Cairo University-Faculty of Enigneering, Electronics and Electrical Communication department (EECE-2017)
VgaSim simulates a VGA screen connected to your VHDL and VeriLog design. Simulated signals from your desing will handle the virtual VGA screen such as it were real.
VgaSim works with VHDL and VeriLog simulators such as ModelSim and GHDL.
HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.
Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.
Built on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.
This project aims to provide a Tcl/Tk compile script for ModelSim, a VHDL simulator. It shall comprise easy (re-) compilation and simulation of VHDL models. Furthermore, the Tcl/Tk script shall be highly configutable to easily adopt it to new projects.
...Additional to the test programs, the project includes a test framework consisting of a program calling the sub-test-programs and a TCL script which injects faults to verify the test programs. To run the TCL script, a user has to set up a testbench with Modelsim to simulate the HDL code of a CPU. The CPU runs the test programs and the TCL script injects faults into the CPU.