Showing 11 open source projects for "altera"

View related business solutions
  • $300 Free Credits for Your Google Cloud Projects Icon
    $300 Free Credits for Your Google Cloud Projects

    Start building on Google Cloud with $300 in free credits. No commitment, no credit card required until you're ready to scale.

    Launch your next project with $300 in free Google Cloud credits—no strings attached. Test, build, and deploy without risk. Use your credits across the entire Google Cloud platform to find what works best for your needs. After your credits are used, continue with always-free tier services. Only pay when you're ready to scale. Sign up in minutes and start exploring.
    Start Free Trial
  • Our Free Plans just got better! | Auth0 Icon
    Our Free Plans just got better! | Auth0

    With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

    You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
    Try free now
  • 1
    AlterA Wars
    Open-Source, JavaScript based, 2d, space shooter game.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 2
    IwaRifas

    IwaRifas

    Gerenciador de Rifas

    - Gerencia rifas (adiciona, altera, remove); - Realiza o sorteio de rifas; - Gera historico de rifas concluidas; - Visual moderno; - Não precisa instalar; - Gratuito;
    Downloads: 0 This Week
    Last Update:
    See Project
  • 3
    bel_fft

    bel_fft

    FFT co-processor in Verilog based on the KISS FFT

    ...It comes with a Java wizard to configure the co-processor and to generate all required files (e.g. twiddle ROMs). It comes with integration into Xilinx Vivado, EDK, and Altera QSYS and includes example designs for Xilinx Zynq and with PCI-Express core (including Linux driver and application). bel_fft is distributed under the GNU Lesser Public License 2.1.
    Downloads: 1 This Week
    Last Update:
    See Project
  • 4

    LArIAT FPGA Trigger

    Firmware (VHDL source) for the CAEN V1495 board

    This is the source for a customized firmware that runs on the Altera Cyclone I FPGA mounted on a CAEN V1495 VME board. It was written in support of the LArIAT - Liquid Argon in The trigger module takes 16 ECL/LVDS inputs, in our case from various beamline counters. It has a custom firmware which looks for user programmable patterns corresponding to “good” events. A good pattern results in a fast trigger output and starts a clock.
    Downloads: 0 This Week
    Last Update:
    See Project
  • Secure File Transfer for Windows with Cerberus by Redwood Icon
    Secure File Transfer for Windows with Cerberus by Redwood

    Protect and share files over FTP/S, SFTP, HTTPS and SCP with the #1 rated Windows file transfer server.

    Cerberus supports unlimited users and connections on a single IP, with built-in encryption, 2FA, and a browser-based web client — all deployable in under 15 minutes with a 25-day free trial.
    Try for Free
  • 5
    Darkest Dungeon Trainer

    Darkest Dungeon Trainer

    Trainer para el juego Darkest Dungeon

    Este trainner lo hice para bajar un poco la dificultad del juego, no altera la dificultad de los combates o la cantidad de tesoros que puedes encontrar una vez emprendido el viaje a una mazmorra. Lo que si hace es reducir los costos de todos los items (excepto los abalorios) como así también reduce los costos de las actualizaciones del armamento y el uso de los diferentes establecimientos que alberga el pueblo (Abadía, Taberna, Diligencia,etc.)
    Downloads: 0 This Week
    Last Update:
    See Project
  • 6
    ADopenPOWERLINK

    ADopenPOWERLINK

    openPOWERLINK with Analog Devices ADSP-CM408F Mixed Signal Controller

    ADopenPOWERLINK is an open source Ethernet Powerlink Controlled Node (Slave) solution using the Analog Devices ADSP-CM408F mixed signal processor (http://www.analog.com), along with Altera FPGA as network communication processor. The solution is based on openPOWERLINK provided by SYSTEC electronic (http://www.systec-electronic.com), B&R (http://www.br-automation.com) and Kalycito (http://www.kalycito.com). This release contains the necessary and required packages and documentation to setup the power-link controlled node using Analog Devices ADZS-CM408 EZLITE development board (http://www.analog.com/en/processors-dsp/cm4xx/adsp-cm408f/products/cm40x-ez/eb.html) as application processor, and a Terasic DE2-115 Altera FPGA development board as a communication processor.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 7
    Altera Terra is a Civ-like turn-based strategy game, mainly designed for easy extensibility. Still in the first stages of development, there already is a version you can take a peek at.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 8

    MPuCOS

    multiple processors uC/OS

    we modify MicroC/OS-II to Multiple processors system
    Downloads: 0 This Week
    Last Update:
    See Project
  • 9
    The foosball game is implemented in VHDL for use with the Altera DE2 FPGA board with the visual interface in a VGA monitor and input interface in a PS/2 keyboard.
    Downloads: 0 This Week
    Last Update:
    See Project
  • Host LLMs in Production With On-Demand GPUs Icon
    Host LLMs in Production With On-Demand GPUs

    NVIDIA L4 GPUs. 5-second cold starts. Scale to zero when idle.

    Deploy your model, get an endpoint, pay only for compute time. No GPU provisioning or infrastructure management required.
    Try Free
  • 10
    Script PHP para monitoramento de conexão com a internet, dispara um número X de pings contra N endereços IPs e/ou nomes, se a perda de pacotes for maior que um valor Y pode opcionalmente executar um script externo e no retorno do link executar outro.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 11
    This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.
    Downloads: 0 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next