The foosball game is implemented in VHDL for use with the Altera DE2 FPGA board with the visual interface in a VGA monitor and input interface in a PS/2 keyboard.

Features

  • Works with Altera DE2 FPGA Board
  • Altera Quartus project files included
  • Written entirely in VHDL

Project Activity

See All Activity >

Categories

Games

License

GNU General Public License version 2.0 (GPLv2)

Follow FPGA Foosball

FPGA Foosball Web Site

Other Useful Business Software
PRTG Catches Network Issues Before They Cause Downtime Icon
PRTG Catches Network Issues Before They Cause Downtime

Threshold-based alerts flag problems early, so your team can act before users notice, not after.

Reactive troubleshooting usually means hearing about a problem from frustrated users, not your monitoring tool. PRTG sets threshold-based alerts across devices, servers and applications, notifying your team by email, SMS or push the moment a metric crosses a set limit. That means catching a failing disk or overloaded server before it becomes an outage and getting time back from firefighting. Start a free trial and set your first alerts today.
Download 30-Day Trial
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of FPGA Foosball!

Additional Project Details

Intended Audience

End Users/Desktop

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Games

Registered

2010-04-28