This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.
License
Mozilla Public License 1.1 (MPL 1.1)Follow CPU-TomRoeDotCom
Other Useful Business Software
Stop Cyber Threats with VM-Series Next-Gen Firewall on Azure
Gain integrated visibility across all traffic in a single pass. Deploy Palo Alto Networks VM-Series to determine application identity and content while automating security policy updates via rich APIs.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of CPU-TomRoeDotCom!