This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.

Project Activity

See All Activity >

License

Mozilla Public License 1.1 (MPL 1.1)

Follow CPU-TomRoeDotCom

CPU-TomRoeDotCom Web Site

Other Useful Business Software
$300 Free Credits to Build on Google Cloud Icon
$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.
Start Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of CPU-TomRoeDotCom!

Additional Project Details

Languages

English

Intended Audience

Developers, Education, Science/Research

Programming Language

Assembly

Related Categories

Assembly Hardware Platform, Assembly Scientific Engineering

Registered

2003-06-03