thomas0774

(* attribute *) in port list is marked as error

file_hjeader/footer cannot be changed

For Verilog Usage: No "New Verilog Module"

Great, I will take a look at it. The most important features for me would be: - Autocompletion...

Thanks, I have filed a bug. I would like to move attention back to original request...

F3 does not work on module ports

Indeed. However, it does not work for module inputs/outputs (which I used for testing...

Mouse hover over variable names shows declaration