VCD reader & editor

Brought to you by: narenkn

Downloads: 0 This Week

Last Update: 2014-10-08

Browse Code

Get an email when there's a new version of VCD reader & editor

VCD is a open format described in the Verilog HDL LRM. This format is widely used by VLSI engineers to exchange design description & data. The aim of the s/w here is to build a library of routines to parse and edit this format.

Project Activity

See All Activity >

Follow VCD reader & editor

VCD reader & editor Web Site

Other Useful Business Software

$300 Free Credits to Build on Google Cloud Icon

$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.

Start Free

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of VCD reader & editor!

Additional Project Details

Registered

2004-10-18

Report inappropriate content

$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.

Start Free

Recommended Projects

Covered
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format. This project is ported to github and can be found at: https://github.com/chiphackers/covered
VCD Commander
VCD Commander aims to produce (S)VCD image (and video) disks with minimal user intervention. Simply arrange the files into directories - VCD Commander will recurse the subdirectories and build menu structures to reflect this.
Icarus Verilog
Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.
sister
Sister is high-level synthesizer for SoC design . It analyzes SystemC(based on C++ language) source code and creates Verilog HDL source code.
VHCG
This is a Viterbi HDL Code Generator (VHCG). It can generate the Verilog HDL codes of some kind of Viterbi Decoder which is scalable and parameterized. In-place-state-metric-storage is used in these decoders. I purpose that it can reduce repeated works i