Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
This project is ported to github and can be found at:
https://github.com/chiphackers/covered
License
GNU General Public License version 2.0 (GPLv2)Follow Covered
Other Useful Business Software
Teramind provides a user-centric security approach to monitor your employee's digital behavior. Our software streamlines employee data collection in order to identify suspicious activity, improve employee productivity, detect possible threats, monitor employee efficiency, and ensure industry compliance. We help reduce security incidents by providing real-time access to user activities by offering alerts, warnings, redirects and user lock-outs to keep your business running securely and efficiently while a free Android app provides employee monitoring on the go.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Covered!