equ-iitg formal equivalence checker Icon

equ-iitg formal equivalence checker

planning
Add a Review
1 Download (This Week)
Last Update:
Download verified_benchmarks_1.2.tar.gz
Browse All Files

Description

This is a formal equivalence checking tool developed @ IIT Guwahati which can be used to verify functional equivalence between circuits (combinational and sequential) of the formats BLIF, verilog and EDIF.

equ-iitg formal equivalence checker Web Site

KEEP ME UPDATED

Write a Review

User Reviews

Be the first to post a review of equ-iitg formal equivalence checker!

Additional Project Details

Programming Language

C

Registered

2008-11-17

Thanks for helping keep SourceForge clean.

Screenshot instructions:
Windows
Mac
Red Hat Linux   Ubuntu

Click URL instructions:
Right-click on ad, choose "Copy Link", then paste here →
(This may not be possible with some types of ads)

More information about our ad policies
X

Briefly describe the problem (required):

Upload screenshot of ad (required):
Select a file, or drag & drop file here.

Please provide the ad click URL, if possible:

Get latest updates about Open Source Projects, Conferences and News.

Sign up for the SourceForge newsletter:

No, thanks
Screenshots can attract more users to your project.
Features can attract more users to your project.