Equivalence checking for two netlists of ORCAD schematic designs. Check out whether two netlists may generate the idendical PCB in later design stage, even if they are derived from different design procedures with different part-ref and siganl-name.
Categories
Electronic Design Automation (EDA)License
GNU General Public License version 2.0 (GPLv2)Follow Equivalence Checker For Netlists
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Equivalence Checker For Netlists!