Search Results for "fpga project"
Sort By:
Showing 26 open source projects for "fpga project"
View related business solutions-
AI-powered service management for IT and enterprise teamsGive your IT, operations, and business teams the ability to deliver exceptional services—without the complexity. Maximize operational efficiency with refreshingly simple, AI-powered Freshservice.
-
Stop Storing Third-Party Tokens in Your DatabaseRolling your own OAuth token storage can be a security liability. Token Vault securely stores access and refresh tokens from federated providers and handles exchange and renewal automatically. Connected accounts, refresh exchange, and privileged worker flows included.
-
1
Icestudio
Visual editor for open FPGA boards
Visual editor for open FPGA boards. Built on top of the Icestorm project using Apio. -
2
FuseSoC
Package manager and build abstraction tool for FPGA/ASIC development
FuseSoC is a package manager and build abstraction tool for hardware description language (HDL) code, aimed at simplifying the development and reuse of IP cores. It provides a standardized way to describe, manage, and build hardware projects, facilitating collaboration and reducing duplication of effort in FPGA and ASIC development. -
3
SWUpdate
Software Update for Embedded Systems
SWUpdate is a Linux Update agent with the goal to provide an efficient and safe way to update an embedded Linux system in the field. SWUpdate supports local and OTA updates and multiple update strategies and it is designed with security in mind. To start with SWUpdate, it is suggested you look at the documentation and build for one evaluation board (or you run SWUpdate on your host for a first overview). If you plan to update your device locally or remotely, SWUpdate is the right framework... -
4
BSC
Bluespec Compiler (BSC)
BSC is the open source compiler toolchain for Bluespec SystemVerilog, a high-level, rule-based hardware design language. It translates Bluespec descriptions into synthesizable Verilog, letting developers bring typed, modular abstractions into mainstream FPGA/ASIC flows. The compiler performs scheduling of atomic rules, elaborates parameterized modules, and enforces interface contracts, producing predictable RTL that integrates with existing EDA tools. A companion simulator enables fast... -
Gemini 3 and 200+ AI Models on One PlatformBuild, govern, and optimize agents and models with Gemini Enterprise Agent Platform.
-
5
ALCHA
A New Programming Language for FPGA Projects
ALCHA aims to reduce FPGA project develop time by means of automation and abstraction, but without loosing the low-level control that HDLs, such as Verilog, provides. It will support an object oriented programming model, abstract data and signal types, and compile-time scripting. -
6
SYSU-OpenEdgeAI
A public account displaying works from SYSU-OpenEdgeAI Club
...All of our works are open source, and we sincerely welcome all the Edge AI lovers to join us to solve problems and learn! Until 2020-12-27, we have already upload three projects: 1. ov_carplate.zip is a car plate recognition project based on Zedboard Zynq-7000. 2. mnist_hls.zip is a realization of Lenet for MNIST handwritten digit recognition using Vivado hls tool. 3. rapidlayout.zip is an end-to-end hard block placement and routing flow for systolic accelerators on FPGA, RapidLayout. It is the sourcecode of our paper:https://ieeexplore.ieee.org/document/9221566 . ... -
7
RISC-V BOOM
SonicBOOM: The Berkeley Out-of-Order Machine
The riscv-boom project (also called BOOM or SonicBOOM) implements a high-performance, synthesizable out-of-order RISC-V core written in the Chisel hardware construction language. It targets the RV64GC (i.e. 64-bit with general + compressed + floating point) instruction set and supports features such as virtual memory, caches, atomics, and IEEE-754 floating point. The design is parameterizable, meaning users can tune pipeline widths, buffer sizes, functional units, and other... -
8
High Accuracy Approx Adder for FPGAs
Approximate Adder for FPGA-based Image Processing Applications
Using Approximate Computing, we have designed an innovative approximate adder with real-world image processing applications. The uploaded project includes its Matlab and Verilog models for result reproduction. This is an ongoing study and we aim to formally publish it for better understanding of viewers. -
9
Tools for FPGA development and IP cores. This project provides tools, cores and documentation to develope FPGA applications. The project focuses on VHDL.
-
Custom VMs From 1 to 96 vCPUs With 99.95% UptimeLive migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.
-
10
RPTParse
Quartus project compilation reports parsing tool
Altera Quartus creates .rpt files during synthesis, place&route and bitstream generation stages of FPGA project compilation. Verification engineer checks these reports, finds warning messages and put them into own report. But big projects can contain a lot of warnings, and manual warning search is very boring and long process. That's why this parsing tool was created. This software parse report file, classifies warning types and place them into own report, where types of warnings and their row numbers in original reports are written. -
11
An API for manipulating EDIF netlists in Java. We use this API to analyze netlists as a part of our FPGA reliability project. We intend to keep the API as general as possible to support other netlist analysis and manipulation activities. This material is based upon work supported by the National Science Foundation under Grant No. 0801876. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.
-
12
MatlabSimulink2CPP
Demo of Simulink to C++ C or HDL FGA for HFT potential
Video and files download for Visual trading idea to C++ or FPGA HFT Meetup File download sample: test model (Matlab 2014b with Visual Studio 2013 C++ project generated) Powerpoint MATLAB SIMULINK http://quantlabs.net/blog/2015/04/video-and-files-download-for-visual-trading-idea-to-c-or-fpga-hft-meetup/ -
13
Mojo-VHDL
Mojo FPGA board VHDL projects
Mojo FPGA development board projects in VHDL (starting with the base-project). -
14
OrbEngine
CORBA compliant standalone implementation for FPGAs
This is a project to implement CORBA in software/hardware utilizing FPGA capability. Software part works in soft-core processor (currently Xilinx Microblaze). Hardware part is planed to be implemented using the hardware resource on FPGA. The software is implemented in C language and can be build in Xilinx EDK (Embedded Development Kit). -
15
Devellopement d'un controlleur d'affichage (VIC) du commodore 64 embarqué dans un FPGA avec controlleur d'animation integré.
-
16
The foosball game is implemented in VHDL for use with the Altera DE2 FPGA board with the visual interface in a VGA monitor and input interface in a PS/2 keyboard.
-
17
This is a Numato.com Open Hardware Initiative. With this project we are trying to create an open hardware platform for Xilinx Spartan 3A development. This hardware is designed with education and early prototyping in mind rather than performance.
-
18
Carte Blanche FPGA Card for Apple II
A FPGA based programmable hardware card for the Apple II
This is the FPGA Card project for the Apple II and Apple III computers -
19
The project uses the infrared camera from the wiimote to track hand gestures. This tracking is performed on an Altera DE2-70 FPGA
-
20
Writing Testbenches for FPGA/ASIC design is always a very fastidious and boring task. This project helps any FPGA/ASIC designer by providing a full RTL test environment with C support.
-
21
OpenVGA is an free and open FPGA-based implementation of a VGA compatible graphics adapter, and utilising low-cost hardware. The project includes the PCB schematic and artwork, Verilog HDL, firmware assembly code, and driver source code.
-
22
Focus of this project is the development of an microcontroller/FPGA evaluation board. Basic characteristics as given below: - Philips LPC 22xx controller - additional FPGA, Xilinx Spartan - SD-Card interface for booting - additional IO-interfaces
-
23
This project aims to develop a colour-based vision processing system for use in RoboCup. We are using a CCD camera for input to an FPGA. The system locates coloured objects and outputs detected corners.
-
24
The FPGA centric Radio Transceiver (FPRT). A modern low power amateur radio transceiver capable of all major communication modes. Project aims to use VHDL for DSP/Processor elements, design PCB plus write control software.
-
25
SAA SOUND
Moved to GitHub
...Development of SAA SOUND began around 1996 with active development ceasing around 2001. Interest increased in August 2018 with the original author now revisiting the project after a considerable time. It has been incorporated into standalone chiptune players, computer hardware emulators (e.g. SimCoupe), and has even been the basis of SAA-1099 hardware emulators implemented in FPGA devices (such as MiST / MiSTer) Moved permanently to: https://github.com/stripwax/SAASound/
