Search Results for "cpu"
Sort By:
Showing 22 open source projects for "cpu"
View related business solutions-
Cloud tools for web scraping and data extractionAutomate web data collection with cloud tools that handle anti-bot measures, browser rendering, and data transformation out of the box. Extract content from any website, push to vector databases for RAG workflows, or pipe directly into your apps via API. Schedule runs, set up webhooks, and connect to your existing stack. Free tier available, then scale as you need to.
-
The complete IT asset and license management platformThe platform seamlessly integrates with 100+ IT systems, including MDM, RMM, IDP, SSO, HR, finance, helpdesk tools, and more.
-
1
Digital Logic Design
Digital Circuits Design and Simulation
...You may start your circuit from simple gates and flipflops and keep on converting them into ICs. These ICs, later on, may be incorporated into other circuits to built more complex circuits like CPU. You may even use SOP expressions to generate digital circuits in IC form. You can use this software to design Combinational, Synchronous and Asynchronous Sequential Circuits. The circuit working can be analyzed by using output parts like LEDs, Seven Segment Display as well as CRT and digital Oscilloscope all provided in the software. ... -
2
Python Power Electronics
Circuit simulator for power electronics
An open source circuit simulator for power electronics applications. The objective is to provide a platform that will enable an advanced user to simulate large systems with several converters without being an excessive burden on the CPU. -
3
GroIMP
Growth-grammar related Interactive Modelling Platform
Important: Groimp migrates to Gitlab. You can find the latest code at "https://gitlab.com/grogra/groimp/". The version on Sourceforge will not be updated anymore. The modelling platform GroIMP is designed as an integrated platform which incorporates modelling, visualisation and interaction. It exhibits several features which makes itself suitable for the field of biological or ALife modelling: The “modelling backbone” consists in the language XL. It is fully integrated, e.g., the... -
4
progrep
Utility to show live progress, status & stats for running simulations
progrep is a command-line tool (Linux) to show live progress report, status & stats of a running simulation or compute job that executes a given number of iterations. It shows % completed, time remaining, time elapsed, number of threads, MPI_Rank(if any), CPU usage & speed (FPS). The FPS measures may be used in benchmarking, e.g. while optimizing HPC algorithms for performance. progrep supports both single-threaded and parallel (multicore/multinode - e.g. OpenMP/MPI) jobs. progrep can also report for jobs running on remote hosts, e.g. jobs running on Linux Clusters. progrep works in client-server model. ... -
All-in-one security tool helps you prevent ransomware and breaches.Blumira’s detection and response platform enables faster resolution of threats to help you stop ransomware attacks and prevent data breaches. We surface real threats, providing meaningful findings so you know what to prioritize. With our 3-step rapid response, you can automatically block known threats, use our playbooks for easy remediation, or contact our security team for additional guidance. Our responsive security team helps with onboarding, triage and ongoing consultations to continuously help your organization improve your security coverage.
-
5
FlexxCpu
Flexible and eXpandable Cpu simulation
A small simulation of an experimental customized Cpu called FlexxCpu. A virtual Cpu whose assembly instructions have been strongly influenced by old cpus architecture (8080, 6809, z80, 68k, etc...) Please support this project by donating to this fundraiser: ------------------------------------------- Give birth to new travel bicycles!!! https://gofund.me/2201d2a4 ------------------------------------------- -
6
Emulator of Wang 700
The functional model of the old calculator series Wang 700 and 15VSM
...The main goal of the project is emulation of those models made in Soviet Union: 15ВСМ-5, 15ВМ16/32/128 - which are also known as D3-28 (Д3-28). The choice of them is due to the extremely strong and authentic CPU command set developed by Soviet engineers as a superset around the original Wang 700's command set. While Wang 700 were just programmable calculators, Soviet machines were almost complete computers taking into account their advanced CPU command set, huge RAM volume, ability to work with wide set of peripheral devices including the video terminal 15IE (15ИЭ) and existence of BASIC and other programming languages written as loadable applications. ... -
7
Aquila
Software Architecture for Cognitive Robotics
Aquila 2.0, an open-source cross-platform software architecture for cognitive robotics that makes use of independent heterogeneous CPU-GPU modules with loosely coupled dynamically generated graphical user interfaces. -
8
steam-sim
An accurate, scalable, and energy-aware simulator for WSNs
STEAM-Sim establishes a hardware/software/network co-simulation of wireless sensor networks. Original C code is used in simulation. The code is natively executed by the cpu where the simulation is run. The time annotation engine annotates the C source code used for simulation with the timing information as if the code is run on a microcontroller. The annotation process is fully automated. Hardware models are developed using the PAWiS framework and reflect the timing, functionality, and energy-consumption of real-world hardware such as a CC2420 radio transceiver. ... -
9
KEMP
A FDTD solver for electromagnetic wave simulations on a GPU cluster
...The FDTD (Finite-Difference Time-Domain) method is a popular numerical method for electromagnetic field simulations. KEMP enables hardware accelerations suitable for multi-GPU, multi-core CPU and GPU cluster. KEMP also provide easy configuration by using Python scripting language. -
The Most Powerful Software Platform for EHSQ and ESG ManagementChoose from a complete set of software solutions across EHSQ that address all aspects of top performing Environmental, Health and Safety, and Quality management programs.
-
10
neuranep
Neural Network Engineering Platform
A parallel-programming framework for concurrently running large numbers of small autonomous jobs, or microthreads, across multiple cores in a CPU or CPUs in a cluster. NeuraNEP emulates a distributed processing environment capable of handling millions of microthreads in parallel, for example running neural networks with millions of spiking cells. Microthreads are general processing elements that can also represent non-neural elements, such as cell populations, extracellular space, emulating sensory activity, etc. ... -
11
...What makes Simbuca unique is that you can choose to calculate the Coulomb interaction between ions on a Graphics cards which is much faster than calculating this on the conventional CPU (reducing the simulation time from years to days). Therefore Simbuca has been applied in various projects which required to understand the behaviour of charged "trapped" particles under the influence of EM Fields and there mutual Coulomb interaction. Simbuca is easy to read and understand and can be tweaked to your personal needs. ...
-
12
DICE is a Discrete Integrated Circuit Emulator. It emulates computer systems that lack any type of CPU, consisting only of discrete logic components.
-
13
ppc_sim_booke
e500v2 simulator
An experimental ISS for freescale's e500v2 core. It is meant to simulate only cpu and memory subsystem and is purely intended for academic/learning purposes only. -
14
A parallel-programming framework for concurrently running large numbers of small autonomous jobs, or microthreads, across multiple cores in a CPU or CPUs in a cluster. Each microthread is conceptually similar to a task in Ada and it is much lighter weight than an operating system thread. SpikeOS was designed to handle millions of microthreads, for example in a neural network hosting millions of spiking model neurons. SpikeOS handles microthread scheduling, synchronization, distribution and communication. *** This project has been forked. ...
-
15
This utility, lingen, implements evolution of native machine code via linear genetic programming. The assembly level code uses a subset of assembly language which manipulates and performs calculations using the floating point unit (FPU) of the CPU.
-
16
Arena is a computer simulation in which programs compete for CPU time and access to main memory. Processes such as the dynamics of punctuated equilibrium, host-parasite co-evolution and density dependent natural selection are amenable to investigation.
-
17
CUDA-SPHERE-FWD-MEEG
CUDA accelerated spherical model forward solution for EEG/MEG
...The 1-Sphere forward solution for the MEG and the 4-Sphere forward solution for the EEG is implemented in CUDA C and an accelerated solution is obtained using the NVIDIA GPU when the solution is calculated for a large number of dipoles (on the order of 15000 and above) and sensor locations. Speedup by a factor of 22 and 32 is obtained for the EEG and MEG solution respectively when compared to the fastest CPU implementation available in the public domain. The complete source code and pre-compiled binaries are also made available via an open source license (GPL Version 3). A CUDA enabled NVIDIA graphics card is required to use the software. -
18
-
19
JSim8086 is platform-independent Assembly Language Simulator of the Intel 8086 CPU. It was designed to be a learning tool (CAL) for first year Computing students who are learning Computer Systems Organisation and Assembly Programming.
-
20
JCPUSim is a CPU (Central Processing Unit) simulator written in Java. It is intended to aid in teaching how the fetch-decode-execute cycle, CPU, registers, memory and assembly programming language work in a computer system.
-
21
YDLX is a generic CPU instruction simulator. It is designed to make it easy to add support for new CPUs and hardware devices in an object-oriented, "plug and play" fashion.
-
22
Using SystemC to develop a System On Chip system. The Design includes a MIPS CPU, Arbiter, DMA controller, SRAM controller, UART controller. This design are compatible to the IBM CoreConnect™ Architecture and the On-chip Peripheral Bus (OPB) standard.
- Previous
- You're on page 1
- Next
