An experimental ISS for freescale's e500v2 core. It is meant to simulate only cpu and memory subsystem and is purely intended for academic/learning purposes only.
Features
- full support of booke mmu emulation ( l2 tlbs only ).
- support for a target based memory model ( targetting DDR, CCSR and IFC for time being )
- support for a well tested logging framework.
- support for an interactive python shell to control the simulation environment.
- support for an elf loader to directly load elf binaries in memory.
- support for powerpc exception mechanism.
- all core instructions except SPE are implemented.
- support for instruction tracing and coverage logging.
Categories
SimulationLicense
GNU General Public License version 2.0 (GPLv2)Follow ppc_sim_booke
Other Useful Business Software
Stop vibe-debugging.
AppSignal's MCP server hands Claude, Cursor, or Zed your real errors, traces, and the deploy that shipped them. AI writes the fix; you review the diff.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of ppc_sim_booke!