Re: [Iverilog-devel] vec4-stack merge

[Cary R. <cy...@ya...>]

I have pushed patches that fix the 32-bit issues found in the test suite. I also needed to update a gold file in the test suite (br_gh13a).
Cary
 

     On Wednesday, December 10, 2014 11:33 AM, Cary R. <cy...@ya...> wrote:
   

 As was likely expected the vec4-stack changes broke compiling with valgrind support. I will work on that and look for memory leaks in the new code later.
A critical issues is that 32-bit support is broken, some tests are failing and one (pr1625912) is locking up in an infinite loop. I will look at fixing this as soon as I have some free time. Hopefully later today or tomorrow.

Cary 

     On Tuesday, December 9, 2014 6:03 PM, Cary R. <cy...@ya...> wrote:
   

 No example, but a patch has been pushed that fixes the problems in the non-blocking assignment to array words. There were a few cases where it was more than just extra code being generated since the error state was being partially lost. I didn't generate actual tests for testing this, but checked many combinations to verify that the generated code looked correct. The errors were related to having both a variable array index and variable part select offset (indexed part select). There are still a few cases where some extra flag code is begin generated, but it should be fully functional now.

There is still extra flag code being generated for a blocking constant part select assignment to an array word, but all the combinations appear to be generating correct code.
Cary 

     On Tuesday, December 9, 2014 8:30 AM, Stephen Williams <st...@ic...> wrote:
   

 -----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

On 12/08/2014 09:41 PM, Cary R. wrote:
> It also looks like the compiler generated code for array accesses
> may be doing more work than is required. It is using flag 4 to
> indicate an undefined index (a predicate flag for the stores), but
> I'm not sure what all the flag 8 control is for since I couldn't
> find where it was actually used.

There are surely going to be cases where the code generator is
not writing optimal code. Now that the vec4-stack code is the
main line, many more eyes is catching stuff like this.

Concrete examples would help.

- -- 
Steve Williams                "The woods are lovely, dark and deep.
steve at icarus.com          But I have promises to keep,
http://www.icarus.com         and lines to code before I sleep,
http://www.picturel.com       And lines to code before I sleep."
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2

iEYEARECAAYFAlSHI3cACgkQrPt1Sc2b3ilGwQCgt8Cs5ExMCO2HwBokZ8xKg5+t
e80Ani3472JuhhhV+PCxgA+cP+wU05tR
=c7fG
-----END PGP SIGNATURE-----

------------------------------------------------------------------------------
Download BIRT iHub F-Type - The Free Enterprise-Grade BIRT Server
from Actuate! Instantly Supercharge Your Business Reports and Dashboards
with Interactivity, Sharing, Native Excel Exports, App Integration & more
Get technology previously reserved for billion-dollar corporations, FREE
http://pubads.g.doubleclick.net/gampad/clk?id=164703151&iu=/4140/ostg.clktrk
_______________________________________________
Iverilog-devel mailing list
Ive...@li...
https://lists.sourceforge.net/lists/listinfo/iverilog-devel