A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.

Project Activity

See All Activity >

Categories

Simulation, Education

License

BSD License

Follow verilog compiler

verilog compiler Web Site

Other Useful Business Software
Auth for GenAI | Auth0 Icon
Auth for GenAI | Auth0

Enable AI agents to securely access tools, workflows, and data with fine-grained control and just a few lines of code.

Easily implement secure login experiences for AI Agents - from interactive chatbots to background workers with Auth0. Auth for GenAI is now available in Developer Preview
Try free now
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of verilog compiler!

Additional Project Details

Operating Systems

Solaris, Linux, Windows

Languages

English

Intended Audience

Information Technology, Advanced End Users, Developers, End Users/Desktop, Quality Engineers, Other Audience

User Interface

Command-line

Programming Language

VHDL/Verilog, Java

Related Categories

VHDL/Verilog Simulation Software, VHDL/Verilog Education Software, Java Simulation Software, Java Education Software

Registered

2009-08-21
Report inappropriate content