Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.

Project Activity

See All Activity >

License

Artistic License, GNU General Public License version 2.0 (GPLv2)

Follow Verilator

Verilator Web Site

Other Useful Business Software
Demo Series - Small Business Backup By Veeam Icon
Demo Series - Small Business Backup By Veeam

Learn how to protect your Microsoft 365 data, with simple, actionable tips today.

Watch this on-demand demo series and learn how to protect your Microsoft 365 data with clear, simple, actionable steps that are easy to implement for businesses of all sizes.
Watch Demo Series
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Verilator!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Languages

English

Intended Audience

Developers, End Users/Desktop

Programming Language

C++, Perl

Related Categories

Perl Compilers, Perl Electronic Design Automation (EDA) Software, C++ Compilers, C++ Electronic Design Automation (EDA) Software

Registered

2001-11-20