Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.

Project Activity

See All Activity >

License

Artistic License, GNU General Public License version 2.0 (GPLv2)

Follow Verilator

Verilator Web Site

Other Useful Business Software
Enterprise-grade ITSM, for every business Icon
Enterprise-grade ITSM, for every business

Give your IT, operations, and business teams the ability to deliver exceptional services—without the complexity.

Freshservice is an intuitive, AI-powered platform that helps IT, operations, and business teams deliver exceptional service without the usual complexity. Automate repetitive tasks, resolve issues faster, and provide seamless support across the organization. From managing incidents and assets to driving smarter decisions, Freshservice makes it easy to stay efficient and scale with confidence.
Try it Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Verilator!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Languages

English

Intended Audience

Developers, End Users/Desktop

Programming Language

C++, Perl

Related Categories

Perl Compilers, Perl Electronic Design Automation (EDA) Software, C++ Compilers, C++ Electronic Design Automation (EDA) Software

Registered

2001-11-20