Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.

Project Activity

See All Activity >

License

Artistic License, GNU General Public License version 2.0 (GPLv2)

Follow Verilator

Verilator Web Site

Other Useful Business Software
Find Hidden Risks in Windows Task Scheduler Icon
Find Hidden Risks in Windows Task Scheduler

Free diagnostic script reveals configuration issues, error patterns, and security risks. Instant HTML report.

Windows Task Scheduler might be hiding critical failures. Download the free JAMS diagnostic tool to uncover problems before they impact production—get a color-coded risk report with clear remediation steps in minutes.
Download Free Tool
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Verilator!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Languages

English

Intended Audience

Developers, End Users/Desktop

Programming Language

C++, Perl

Related Categories

Perl Compilers, Perl Electronic Design Automation (EDA) Software, C++ Compilers, C++ Electronic Design Automation (EDA) Software

Registered

2001-11-20