sysc2ver - SystemC to Verilog RTL converter
Follow SystemC to Verilog RTL converter.
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
-
hi "hanieh@ubuntu:~/Desktop/sysc2ver-0.5$ make Makefile:14: ../Makefile.defs: No such file or directory make: *** No rule to make target `../Makefile.defs'. Stop. " i can't find Makefile.defs. what should i do?