HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL
License
GNU General Public License version 2.0 (GPLv2)Follow sim-sim
Other Useful Business Software
Our Free Plans just got better! | Auth0
You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
Rate This Project
Login To Rate This Project
User Reviews
-
sim-sim is perfect tool for synthesis, although I have noticed some problems with output formatting, netlist optimalization and absence of documentation.
-
This is AWESOME indeed. But it is hard to find and it really could use some documentation...
-
Sim-sim works excellent.
-
This project is AWESOME! Please present it more prominently so others can find it easier. At first I didn't try it because there was so little information here..