HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow sim-sim

sim-sim Web Site

Other Useful Business Software
Our Free Plans just got better! | Auth0 Icon
Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
Try free now
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
3
0
0
0
1
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 5 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 3 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 2 / 5

User Reviews

  • sim-sim is perfect tool for synthesis, although I have noticed some problems with output formatting, netlist optimalization and absence of documentation.
  • This is AWESOME indeed. But it is hard to find and it really could use some documentation...
  • Sim-sim works excellent.
    1 user found this review helpful.
  • This project is AWESOME! Please present it more prominently so others can find it easier. At first I didn't try it because there was so little information here..
Read more reviews >

Additional Project Details

Operating Systems

Linux

User Interface

Qt

Programming Language

Perl, C++, VHDL/Verilog, Yacc

Registered

2006-07-12