This is a formal equivalence checking tool developed @ IIT Guwahati which can be used to verify functional equivalence between circuits (combinational and sequential) of the formats BLIF, verilog and EDIF.

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow equ-iitg formal equivalence checker

equ-iitg formal equivalence checker Web Site

You Might Also Like
Our Free Plans just got better! | Auth0 by Okta Icon
Our Free Plans just got better! | Auth0 by Okta

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your secuirty. Auth0 now, thank yourself later.
Try free now
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of equ-iitg formal equivalence checker!

Additional Project Details

Programming Language

C

Related Categories

C Build Tools, C Electronic Design Automation (EDA) Software, C Exam Software

Registered

2008-11-18