Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.
License
Artistic License, GNU General Public License version 2.0 (GPLv2)Follow Verilator
Other Useful Business Software
Level Up Your Cyber Defense with External Threat Management
Move beyond alerts. Gain full visibility, context, and control over your external attack surface to stay ahead of every threat.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Verilator!
