This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.

Project Activity

See All Activity >

License

Mozilla Public License 1.1 (MPL 1.1)

Follow CPU-TomRoeDotCom

CPU-TomRoeDotCom Web Site

Other Useful Business Software
Auth0 B2B Essentials: SSO, MFA, and RBAC Built In Icon
Auth0 B2B Essentials: SSO, MFA, and RBAC Built In

Unlimited organizations, 3 enterprise SSO connections, role-based access control, and pro MFA included. Dev and prod tenants out of the box.

Auth0's B2B Essentials plan gives you everything you need to ship secure multi-tenant apps. Unlimited orgs, enterprise SSO, RBAC, audit log streaming, and higher auth and API limits included. Add on M2M tokens, enterprise MFA, or additional SSO connections as you scale.
Sign Up Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of CPU-TomRoeDotCom!

Additional Project Details

Languages

English

Intended Audience

Developers, Education, Science/Research

Programming Language

Assembly

Related Categories

Assembly Hardware Platform, Assembly Scientific Engineering

Registered

2003-06-03