You can subscribe to this list here.
2001 |
Jan
|
Feb
|
Mar
|
Apr
|
May
|
Jun
|
Jul
|
Aug
|
Sep
|
Oct
|
Nov
(11) |
Dec
(18) |
---|---|---|---|---|---|---|---|---|---|---|---|---|
2002 |
Jan
(6) |
Feb
(1) |
Mar
(1) |
Apr
(4) |
May
(13) |
Jun
(3) |
Jul
(3) |
Aug
(3) |
Sep
(4) |
Oct
(2) |
Nov
(3) |
Dec
(3) |
2003 |
Jan
(2) |
Feb
(1) |
Mar
(12) |
Apr
(32) |
May
(9) |
Jun
(26) |
Jul
(2) |
Aug
(10) |
Sep
(6) |
Oct
(1) |
Nov
(5) |
Dec
(7) |
2004 |
Jan
(7) |
Feb
(10) |
Mar
(6) |
Apr
(6) |
May
(6) |
Jun
(49) |
Jul
(11) |
Aug
(5) |
Sep
(11) |
Oct
(13) |
Nov
(35) |
Dec
(11) |
2005 |
Jan
(4) |
Feb
(17) |
Mar
(47) |
Apr
(21) |
May
(17) |
Jun
(35) |
Jul
(10) |
Aug
(48) |
Sep
(39) |
Oct
(26) |
Nov
(8) |
Dec
(27) |
2006 |
Jan
(34) |
Feb
(46) |
Mar
(13) |
Apr
(17) |
May
(2) |
Jun
(11) |
Jul
(8) |
Aug
(24) |
Sep
(23) |
Oct
(47) |
Nov
(14) |
Dec
(32) |
2007 |
Jan
(20) |
Feb
(17) |
Mar
(28) |
Apr
(11) |
May
(20) |
Jun
(3) |
Jul
|
Aug
|
Sep
(9) |
Oct
(1) |
Nov
(2) |
Dec
(18) |
2008 |
Jan
(22) |
Feb
(24) |
Mar
|
Apr
|
May
|
Jun
|
Jul
(9) |
Aug
(4) |
Sep
(6) |
Oct
(1) |
Nov
|
Dec
(2) |
2009 |
Jan
(2) |
Feb
|
Mar
(4) |
Apr
(2) |
May
(3) |
Jun
(1) |
Jul
(7) |
Aug
(3) |
Sep
(1) |
Oct
(2) |
Nov
(2) |
Dec
(25) |
2010 |
Jan
(23) |
Feb
(10) |
Mar
(7) |
Apr
|
May
(1) |
Jun
(34) |
Jul
(3) |
Aug
(19) |
Sep
(34) |
Oct
(15) |
Nov
(38) |
Dec
(22) |
2011 |
Jan
(10) |
Feb
(5) |
Mar
(15) |
Apr
(3) |
May
(10) |
Jun
(7) |
Jul
(1) |
Aug
|
Sep
(1) |
Oct
|
Nov
|
Dec
|
2012 |
Jan
(20) |
Feb
(21) |
Mar
(18) |
Apr
(2) |
May
(16) |
Jun
|
Jul
|
Aug
|
Sep
|
Oct
|
Nov
|
Dec
(5) |
2013 |
Jan
(3) |
Feb
(3) |
Mar
(11) |
Apr
(13) |
May
(3) |
Jun
(9) |
Jul
(45) |
Aug
(26) |
Sep
(8) |
Oct
(52) |
Nov
(23) |
Dec
(9) |
2014 |
Jan
(12) |
Feb
(20) |
Mar
(9) |
Apr
(27) |
May
(6) |
Jun
(3) |
Jul
(14) |
Aug
(12) |
Sep
(44) |
Oct
(29) |
Nov
(22) |
Dec
(11) |
2015 |
Jan
(4) |
Feb
(23) |
Mar
(40) |
Apr
(13) |
May
(41) |
Jun
(14) |
Jul
(13) |
Aug
(14) |
Sep
(32) |
Oct
(23) |
Nov
(9) |
Dec
|
2016 |
Jan
(2) |
Feb
(10) |
Mar
|
Apr
(7) |
May
(2) |
Jun
|
Jul
|
Aug
(6) |
Sep
(6) |
Oct
|
Nov
(2) |
Dec
(2) |
2017 |
Jan
|
Feb
(5) |
Mar
|
Apr
(6) |
May
(2) |
Jun
|
Jul
|
Aug
(5) |
Sep
(4) |
Oct
(1) |
Nov
(11) |
Dec
(9) |
2018 |
Jan
(14) |
Feb
(2) |
Mar
(9) |
Apr
(8) |
May
(35) |
Jun
(33) |
Jul
(23) |
Aug
(10) |
Sep
(16) |
Oct
(31) |
Nov
(3) |
Dec
(32) |
2019 |
Jan
(8) |
Feb
|
Mar
(33) |
Apr
(1) |
May
(1) |
Jun
(9) |
Jul
(30) |
Aug
(3) |
Sep
(18) |
Oct
(11) |
Nov
(10) |
Dec
(6) |
2020 |
Jan
(2) |
Feb
(2) |
Mar
(15) |
Apr
(24) |
May
(47) |
Jun
(7) |
Jul
(7) |
Aug
(9) |
Sep
(3) |
Oct
(10) |
Nov
(8) |
Dec
(1) |
2021 |
Jan
(4) |
Feb
|
Mar
(5) |
Apr
|
May
(12) |
Jun
(4) |
Jul
(2) |
Aug
|
Sep
(1) |
Oct
|
Nov
(2) |
Dec
(3) |
2022 |
Jan
(3) |
Feb
(6) |
Mar
(19) |
Apr
|
May
(5) |
Jun
|
Jul
(14) |
Aug
(2) |
Sep
(3) |
Oct
|
Nov
|
Dec
(1) |
2023 |
Jan
|
Feb
(3) |
Mar
(7) |
Apr
(1) |
May
(5) |
Jun
(4) |
Jul
|
Aug
(4) |
Sep
(1) |
Oct
(3) |
Nov
(7) |
Dec
|
2024 |
Jan
(5) |
Feb
(1) |
Mar
(3) |
Apr
|
May
|
Jun
|
Jul
|
Aug
|
Sep
|
Oct
|
Nov
|
Dec
|
2025 |
Jan
(2) |
Feb
|
Mar
|
Apr
|
May
(1) |
Jun
(1) |
Jul
|
Aug
|
Sep
|
Oct
|
Nov
|
Dec
|
From: David <bou...@gm...> - 2025-06-01 00:57:58
|
On Sat, 31 May 2025 at 07:54, Dave Flogeras via Ngspice-users <ngs...@li...> wrote: > I'm fairly new to ngspice (I used some spice variant a bit 25+ years ago > in school, but very little since). I am attempting to use (or abuse?) it > as a learning tool by getting it to solve systems that are effectively > block diagrams of Laplace transforms that describe electro/mechanical > systems. > I have the usual growing pains, and wondered if I could share a simple > example or two to discuss. I'm not sure the best way to do this. > Ideally I'd submit a couple of pictures showing my block diagrams, and > boiled down circuit file(s) that I've used to attempt to model the > system. I don't want to abuse the mailing list etiquette though so > I thought I'd as first how best to post. I'm sure just by using gmail > I'm annoying people with HTML. Hi, Ngspice has active discussion forums on the web at: https://sourceforge.net/p/ngspice/discussion/ where posting image files for discussion is very common. The developers are active there and very helpful. Is that what you are looking for? Also, I think there is a way to disable HTML in Gmail, I believe I have done that, so I hope there is no html in this message :) |
From: Dave F. <da...@re...> - 2025-05-06 12:41:08
|
Hi list: I'm fairly new to ngspice (I used some spice variant a bit 25+ years ago in school, but very little since). I am attempting to use (or abuse?) it as a learning tool by getting it to solve systems that are effectively block diagrams of Laplace transforms that describe electro/mechanical systems. I have the usual growing pains, and wondered if I could share a simple example or two to discuss. I'm not sure the best way to do this. Ideally I'd submit a couple of pictures showing my block diagrams, and boiled down circuit file(s) that I've used to attempt to model the system. I don't want to abuse the mailing list etiquette though so I thought I'd as first how best to post. I'm sure just by using gmail I'm annoying people with HTML. Please advise, Thanks, Dave |
From: Holger V. <hol...@un...> - 2025-01-19 13:24:51
|
I have had a look at the source code. The following is added to the manual: When a new simulation (op, dc, ac, tran etc.) is started, a new 'plot' structure (see [sec:Plots]) with its vectors is set up. Several data structures, as described above, are set up as well, belonging to this 'plot': pvecinfo with vecinfo for each vector, vecinfoall, vecvaluesall, pvecvalues, and vecvalues for each vector. Their pointers are kept constant during the current simulation, they are created anew when another simulation is executed. You might find this code in sharedspice.c, lines 2241 ff., in function sh_vecinit(). |
From: Härtel, R. <rom...@ht...> - 2025-01-07 11:56:35
|
The use case is a transient simulation using the shared ngspice API. The access of data values requires to search through all instances for a desired "vecvalues" structure. The manual doesn't provide a statement whether this instance pointer is constant in the repeatedly SendData callbacks for each time step. As this is not explicitly specified, this search is necessary in any SendData call to avoid accessing a wrong pointer. At least, I think so. But I suppose this to require significant CPU resources for the string comparison for all vectors and decreases the simulation speed. I think about running the search process once at the beginning, storing the pointer value and directly acess it in subsequent calls. A test with checking the pointer address in every SendData call indicated a constant pointer address. But how to be sure? Are pointers to data structures in the SendData callback function constant? Alternatively, is this condition true for a subset of data structures? I'd recommend to add this information in the manual. To me it seems important for an efficient use of the shared library and a fast simulation speed. Best Regards, R. Härtel |
From: Carsten S. <c.s...@t-...> - 2024-03-17 05:43:22
|
Hi Holger, Am 16.03.24 um 23:15 schrieb Holger Vogt: > The fix is probably trivial, but I currently cannot test it, as I do no > have editline available: > > > diff --git a/src/main.c b/src/main.c > index 6b3f2cf36..698637cbb 100644 > --- a/src/main.c > +++ b/src/main.c > @@ -26,6 +26,7 @@ > It is not vailable with older libedit versions (pre-1.42.2) , thus > we have to set it ourselves */ > #ifdef HAVE_BSDEDITLINE > #include <editline/readline.h> > +#include "../misc/tilde.h" > #ifndef rl_hook_func_t > typedef int rl_hook_func_t(void); > #endif the fix is really that simple! I can build ngspice with that small modification. Thank you! Added your suggested change as a patch for your convenience. -- Regards Carsten |
From: Holger V. <hol...@un...> - 2024-03-16 22:42:18
|
The fix is probably trivial, but I currently cannot test it, as I do no have editline available: diff --git a/src/main.c b/src/main.c index 6b3f2cf36..698637cbb 100644 --- a/src/main.c +++ b/src/main.c @@ -26,6 +26,7 @@ It is not vailable with older libedit versions (pre-1.42.2) , thus we have to set it ourselves */ #ifdef HAVE_BSDEDITLINE #include <editline/readline.h> +#include "../misc/tilde.h" #ifndef rl_hook_func_t typedef int rl_hook_func_t(void); #endif |
From: Carsten S. <c.s...@t-...> - 2024-03-16 17:58:26
|
Hi, Debian did recently switch the compiler flag -Werror=implicit-function-declaration by default to be enabled [1]. This was done because of the ongoing 64bit-time migration to avoid misbehaving software. ngspice is affected by failing to build from source since that switch [2]. Knowledge on the internals of the ngsipce source code is not existing on my side, so I hereby would like to encourage the upstream authors to have a look at the current build failures and try to fix the real issue. A foll build log is visible at [3]. Thanks! [1] https://wiki.debian.org/qa.debian.org/FTBFS#A2024-03-13_-Werror.3Dimplicit-function-declaration [2] https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=1066482 [3] http://qa-logs.debian.net/2024/03/13/ngspice_42+ds-2_unstable.log --- Regards Carsten |
From: Frederico C W. <fr...@gm...> - 2024-02-10 16:45:59
|
Found my mistake ., On invoking ngspice , mixed the output (-r ) with the netname .,;.. Sorry about the disturbance. Best Regards. Em 10/02/2024 13:19, Frederico C Wilhelms escreveu: > Hi All, > > > Can't figure out why there is no circuit generation., > > > * lepton-netlist -g spice-sdb -O sort_mode -o teste324_01.net > teste324_01.sch > ********************************************************* > * Spice file generated by lepton-netlist * > * spice-sdb by SDB * > * provides advanced spice netlisting capability. * > * Documentation at wiki.geda-project.org/geda:csygas * > ********************************************************* > *vvvvvvvv Included SPICE model from > /home/fred/Downloads/Z80/ngspice/modelos_subckt/lm324.mod vvvvvvvv > *////////////////////////////////////////////////////////////////////// > * (C) National Semiconductor, Inc. > * Models developed and under copyright by: > * National Semiconductor, Inc. > > *///////////////////////////////////////////////////////////////////// > * Legal Notice: This material is intended for free software support. > * The file may be copied, and distributed; however, reselling the > * material is illegal > > *//////////////////////////////////////////////////////////////////// > * For ordering or technical information on these models, contact: > * National Semiconductor's Customer Response Center > * 7:00 A.M.--7:00 P.M. U.S. Central Time > * (800) 272-9959 > * For Applications support, contact the Internet address: > * amp...@ga... > > *////////////////////////////////////////////////////////// > *LM324 Low Power Quad OPERATIONAL AMPLIFIER MACRO-MODEL > *////////////////////////////////////////////////////////// > * > * connections: non-inverting input > * | inverting input > * | | positive power supply > * | | | negative power supply > * | | | | output > * | | | | | > * | | | | | > .SUBCKT LM324/NS 1 2 99 50 28 > * > *Features: > *Eliminates need for dual supplies > *Large DC voltage gain = 100dB > *High bandwidth = 1MHz > *Low input offset voltage = 2mV > *Wide supply range = +-1.5V to +-16V > * > *NOTE: Model is for single device only and simulated > * supply current is 1/4 of total device current. > * Output crossover distortion with dual supplies > * is not modeled. > * > ****************INPUT STAGE************** > * > IOS 2 1 5N > *^Input offset current > R1 1 3 500K > R2 3 2 500K > I1 99 4 100U > R3 5 50 517 > R4 6 50 517 > Q1 5 2 4 QX > Q2 6 7 4 QX > *Fp2=1.2 MHz > C4 5 6 128.27P > * > ***********COMMON MODE EFFECT*********** > * > I2 99 50 75U > *^Quiescent supply current > EOS 7 1 POLY(1) 16 49 2E-3 1 > *Input offset voltage.^ > R8 99 49 60K > R9 49 50 60K > * > *********OUTPUT VOLTAGE LIMITING******** > V2 99 8 1.63 > D1 9 8 DX > D2 10 9 DX > V3 10 50 .635 > * > **************SECOND STAGE************** > * > EH 99 98 99 49 1 > G1 98 9 POLY(1) 5 6 0 9.8772E-4 0 .3459 > *Fp1=7.86 Hz > R5 98 9 101.2433MEG > C3 98 9 200P > * > ***************POLE STAGE*************** > * > *Fp=2 MHz > G3 98 15 9 49 1E-6 > R12 98 15 1MEG > C5 98 15 7.9577E-14 > * > *********COMMON-MODE ZERO STAGE********* > * > *Fpcm=10 KHz > G4 98 16 3 49 5.6234E-8 > L2 98 17 15.9M > R13 17 16 1K > * > **************OUTPUT STAGE************** > * > F6 50 99 POLY(1) V6 300U 1 > E1 99 23 99 15 1 > R16 24 23 17.5 > D5 26 24 DX > V6 26 22 .63V > R17 23 25 17.5 > D6 25 27 DX > V7 22 27 .63V > V5 22 21 0.27V > D4 21 15 DX > V4 20 22 0.27V > D3 15 20 DX > L3 22 28 500P > RL3 22 28 100K > * > ***************MODELS USED************** > * > .MODEL DX D(IS=1E-15) > .MODEL QX PNP(BF=1.111E3) > * > .ENDS > *$ > *^^^^^^^^ End of included SPICE model from > /home/fred/Downloads/Z80/ngspice/modelos_subckt/lm324.mod ^^^^^^^^ > * > *============== Begin SPICE netlist of main design ============ > R1 +5V vIN 10k > R2 2 vIN 10k > R3 0 vIN 10k > R4 1 vADJ 10k > R5 0 1 10k > R6 0 vADJ 300 > V1 2 0 DC 0 PULSE 0 5 0 25n 25n 500u 1000u > V2 V30 0 DC 30 > V3 +5V 0 DC 5 > X1 vIN 1 V30 0 vADJ LM324/NS > .INCLUDE ./ctl01T0_spice.sh > .end > > > My "ctl01T0_spice.sh": > .print tran v(nodes) > .tran 500n 120m 0 UIC > > > And my .spiceinit > > set ngbehavior="ps lt ki a ll s3 eg" > set ngdebug=true > > > > $ ngspice -b -r teste324_01.net > Error: there aren't any circuits loaded. > > > ** > > My environment: > > Debian BookWorm > > Linux alpha 6.1.0-16-amd64 #1 SMP PREEMPT_DYNAMIC Debian 6.1.67-1 > (2023-12-12) x86_64 GNU/Linux > > > lepton-eda: > Instalado: 1.9.18-1 > Tabela de versão: > *** 1.9.18-1 500 > 500 http://ftp.br.debian.org/debian bookworm/main amd64 Packages > > > With neither version of ngspice ;;; > > ngspice: > Instalado: 39.3+ds-1 > Tabela de versão: > 42+ds-2~bpo12+1 100 > 100 http://ftp.br.debian.org/debian bookworm-backports/main > amd64 Packages > 41+ds-1~bpo12+1 100 > 100 http://127.0.0.1/repo/debian bookworm-backports/main amd64 > Packages > *** 39.3+ds-1 500 > 500 http://ftp.br.debian.org/debian bookworm/main amd64 Packages > > > ngspice: > Instalado: 42+ds-2~bpo12+1 > Tabela de versão: > *** 42+ds-2~bpo12+1 100 > 100 http://ftp.br.debian.org/debian bookworm-backports/main > amd64 Packages |
From: TM <nb...@t-...> - 2024-01-29 07:12:03
|
Hello Holger, Thank you for your feedback, too. I tested your proposal. It works but optimal with the "UIC" option at the "TRAN" control line. In general, my first impression the Verilog model effects the simulation run was not correct. The Verilog model works well but my simulation parameters were chosen improper. My mistake! Best regards, Thomas Am 27.01.2024 um 20:06 schrieb Holger Vogt: > > As ngspice complains about node 3, it might be that the node does not > have a dc path to ground. A (large) resistor from 3 to gnd might then > help. > > > > _______________________________________________ > Ngspice-users mailing list > Ngs...@li... > https://lists.sourceforge.net/lists/listinfo/ngspice-users |
From: Holger V. <hol...@fa...> - 2024-01-27 19:26:26
|
As ngspice complains about node 3, it might be that the node does not have a dc path to ground. A (large) resistor from 3 to gnd might then help. |
From: TM <hm...@t-...> - 2024-01-27 19:24:49
|
Hi Marcel, yes, you are right. The circuit includes an ideal voltage source with an ideal inductor. I have added a small resistor at the electric circuit part but the warnings at the simulation come again. Nevertheless, your tip was good. I have added the statement "UIC" at "TRAN" and I have defined one node at the magnetic circuit part with "0". Now is everything fine. Thank you for your fast and successful support! Best regards, Thomas Am 27.01.2024 um 18:09 schrieb mh...@ia...: > On 2024-01-27 12:20, TM wrote: > >> What are the reasons for the warnings? Can I improve something? > > I can't read the (binary) osdi file, but from the other files > I suspect you placed an ideal voltage source across an ideal > inductor, clashing with the standard MNA formulation. > > A (very small) series resistor can fix that. > > -marcel |
From: <mh...@ia...> - 2024-01-27 17:46:10
|
On 2024-01-27 12:20, TM wrote: > What are the reasons for the warnings? Can I improve something? I can't read the (binary) osdi file, but from the other files I suspect you placed an ideal voltage source across an ideal inductor, clashing with the standard MNA formulation. A (very small) series resistor can fix that. -marcel |
From: TM <hm...@t-...> - 2024-01-27 11:20:31
|
Hello, I deal with Verilog models and I am testing a winding model (ideal electro-magnetic coupler), currently. The creation of the OSDI-file for this model was successful. If I use this model in ngspice 42 I get the following warnings but the simulation case generated plausible results. What are the reasons for the warnings? Can I improve something? Attached I send the verilog file, the osdi file as well the ngspice file. Best regards, Thomas |
From: Holger V. <hol...@un...> - 2023-11-29 18:49:20
|
Your input file is not ready for transient simulation, so it is difficult to understand or reproduce your problem. These options *.options method=gear reltol=1m minbreak=200ps are somewhat strange for an opamp simulation. The file simulates (ac simulation) without any problems with ngspice-41+ (Windows, MSVC). Why do you compile with option --enable-nobypass ? The current useful compile options are to be found in compile_linux.sh. Anything else is mostly not needed, sometimes critical or even detrimental. The two consecutive lines of your input file ac dec 1000 100 20k run lead to the other error message aas run wants to start some .tran or other, but there is no dot command to be started and run. |
From: BERTRAND J. <joe...@sy...> - 2023-11-29 13:42:02
|
Hello, I'm trying to simulate attached circuit. Simulation runs fine with -41 but not with -41+ (current updated today). With -41+, simulation aborts with : ... doAnalyses: TRAN: Timestep too small; time = 1.13676e-08, timestep = 1.25e-18: trouble with xu10:qn-instance q.xu10.q1 tran simulation(s) aborted Warning: No job (tran, ac, op etc.) defined: run simulation not started binary raw file "results.raw" ngspice-41+ done I have tried to change some parameters without success. ngspice was built with the following configuration : ../ngspice/configure --without-ngshared --enable-nobypass --enable-xspice --enable-cider --enable-pss --enable-ndev --enable-openmp --with-x Regards, JB |
From: Marie-Minerve L. <Mar...@li...> - 2023-11-09 15:41:05
|
Dear all, We are trying to simulate a circuit with MOS transistors (NMOS and PMOS), using a PDK which uses BSIM3v3 model (Berkeley type), and yet has proximity effect parameters as well as stress effect parameters (thus extending the BSIM3v3 list of parameters). With ngspice, to take into account proximity effect parameters as well as stress effect parameters, it is required to go for a BSIM4 model, and some parameters are different between BSIM3v3 and BSIM4. We are trying to compare ngspice and different commercial simulators (hspice here). We are wondering whether any of you faced the same problem and has some insight to clarify what is exactly done by the simulators. *1. Proximity effect question* Has anyone experience with hspice simulator that says in BSIM3v3 documentation : "Stress and proximity effect are taken into account like BSIM4"? Yet the parameter "wpe=1" does no seem to change anything compared to the case "wpe=0" in a hspice simulation using a BSIM3v3 model No error is sent. *2. Stress effect question* To take into account stress using a BSIM3v3 model, the hspice simulator works only with "nf=1" (number of gates) and "SD=0" (inter-gate distance) and parameters "SA" and "SB" are taken into account. ==> Do you only use BSIM4 to take into account proximity and stress effects with ngspice? ==> Have you tried ngspice and BSIM3v3 (using .SUBCKT and pre-calculation of MOS model parameters to take into account proximity and stress effect parameters)? ==> have you compared ngspice simulation results with commercial simulators (BSIM3v3 and BSIM4 models and proximity and stress effect parameters)? Any feedback will be welcome. Best regards Marie-Minerve Louerat -- Marie-Minerve Louerat Equipe CIAN du Laboratoire LIP6 Sorbonne Université, CNRS Campus Pierre et Marie Curie 4 Place Jussieu, 75005 Paris, France +33 1 44 27 71 08 mar...@li... |
From: Staf V. (FibraServi) <st...@fi...> - 2023-11-01 16:55:54
|
Op 1/11/2023 om 16:39 schreef Holger Vogt: > When adding klu, I have manually removed the releasesh folder before > compiling. Sometimes there remnats creating problems. > > fft symbols are missing. Do you have fftw installed? Maybe there is > some interference when not? I now recompiled from clean plate and it now is OK. I likely did not clean up properly after myself. greets, Staf. -- Chips want to be free. |
From: Holger V. <hol...@un...> - 2023-11-01 15:39:41
|
When adding klu, I have manually removed the releasesh folder before compiling. Sometimes there remnats creating problems. fft symbols are missing. Do you have fftw installed? Maybe there is some interference when not? |
From: Holger V. <hol...@un...> - 2023-11-01 15:26:50
|
I have just re-checked, compiling shared ngspice-41+ from pre-master-42 branch, on openSUSE Tumbleweed, using the compile script ./compile_linux_shared.sh: No problem. Then I have added --enable-klu to the configure command in the script, again no problem with compiling. adms is no longer supported, as all of the examples were buggy. We are now exclusively using OSDI/OpenVAF instead. |
From: Staf V. (FibraServi) <st...@fi...> - 2023-11-01 12:47:28
|
Goodday, I'm trying to compile shared library but there seems to be unresolved symbols. This happens both when compiling from master (e.g. ngspice-41) and from latest pre-master-42. See here output on the library: % ldd -r ~/software/mint20/lib/libngspice.so linux-vdso.so.1 (0x00007ffec89f0000) libm.so.6 => /lib/x86_64-linux-gnu/libm.so.6 (0x00007f0ef82b1000) libpthread.so.0 => /lib/x86_64-linux-gnu/libpthread.so.0 (0x00007f0ef8f4b000) libstdc++.so.6 => /lib/x86_64-linux-gnu/libstdc++.so.6 (0x00007f0ef80cf000) libgcc_s.so.1 => /lib/x86_64-linux-gnu/libgcc_s.so.1 (0x00007f0ef8f30000) libc.so.6 => /lib/x86_64-linux-gnu/libc.so.6 (0x00007f0ef7edd000) /lib64/ld-linux-x86-64.so.2 (0x00007f0ef8f89000) undefined symbol: cvprod (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: fftBRInit (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: ft_peval (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: iffts1 (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: ft_polyderiv (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: riffts1 (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: fftCosInit (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: ffts1 (/home/verhaegs/software/mint20/lib/libngspice.so) undefined symbol: rffts1 (/home/verhaegs/software/mint20/lib/libngspice.so) BTW, pre-master-42 also seems to fail to compile when enabling adms support. greets, Staf. -- Chips want to be free. |
From: Holger V. <hol...@un...> - 2023-10-18 21:42:16
|
ngspice does select the time steps for simulation automatically, determined by convergence criteria. The minimum number of steps is 51. The exact time is cannot be set by the user. If you want to have equidistant time steps, you may use a .control section with the linearize command (manual 17.5.40) and then read only every nth value from the resulting vector. |
From: Brando L <ano...@gm...> - 2023-10-16 04:24:48
|
Dear developer, hello. I would like to ask about .TRAN. I am using .TRAN 20ps 100ps, but I read in the documentation that it is possible to use min((stop-start)/50,20ps). What about (stop-start)/50? What is the purpose? I see that the document does not explain the reason. If I want to force the use of 20ps, what should I do? Looking forward to your answer, thank you very much. -- Brando |
From: Parameshwara B. <pe...@gm...> - 2023-10-03 11:32:41
|
Hello All, I want to know if there is documentation for the GP model for BJTs as used in ngspice, anywhere ? My interest is on the backend of BJT model with formulae. I am reading 'Modeling the bipolar transistor' by Ian Getreu. The book lists at the end a mapping of parameters in the book and SPICE. It lists parameters C2 and C4. The same parameters appear in Nagel's early SPICE paper. But C2 and C4 are not listed in ngspice BJT parameters. NF and NR are on ngspice BJT list, but not Nagel's paper, nor in Getreu's book. I request to point documentation sources. Thanks in advance. P Bhat India |
From: Staf V. (FibraServi) <st...@fi...> - 2023-09-14 07:37:58
|
Op 24/08/2023 om 11:48 schreef Amro Tork: > Hi Holger, > As you know that capacitance = Q / V. Now, if we want to measure a > capacitance, we basically need to add a voltage supply with a > resistance in series and see the charging time of the capacitance and > based on that we could calculate the capacitance value if the > capacitance value is constant. But let's assume that the capacitance > is voltage dependent, the above won't hold as the capacitance while it > is charging, the capacitance itself is changing with the voltage > change. Accordingly, simply measurement of the charging time won't be > sufficient. What I have done in the past is sweep the voltage linearly at a not to fast pace. dV/dT is then a constant and the current is then proportional to the instant capacitance. Staf. |
From: Amro T. <amr...@ma...> - 2023-08-24 09:48:36
|
Hi Holger, As you know that capacitance = Q / V. Now, if we want to measure a capacitance, we basically need to add a voltage supply with a resistance in series and see the charging time of the capacitance and based on that we could calculate the capacitance value if the capacitance value is constant. But let's assume that the capacitance is voltage dependent, the above won't hold as the capacitance while it is charging, the capacitance itself is changing with the voltage change. Accordingly, simply measurement of the charging time won't be sufficient. We should go back to more basic equation, where we get the q(t) = integration(icc(t)) And that would give us the q across time. And we could measure the v(t) across time. And we could calculate the cap over time accordingly. This way we could make sure that equation based capacitance is really working correctly in ngspice. I have attached here the 4 direct netlists for our tests. One with fixed capacitance to demonstrate how we measure the capacitance. cap = d Q(t) / d v(t) NG-Spice doesn't support differentiation relative to another variable other than the one we are sweeping on. That's why we ended up getting the vectors and doing the differentiation in python rather than ngspice to ensure the correctness of our setup. And in the fixed capacitance, you could see that the calculated value from this methodology is exactly equal to the value we have added in the circuit. But we are struggling to get that in other examples where it's changing due to voltage. To run our python notebook, you will need to install Jupyter notebooks and here is how to run it: https://docs.jupyter.org/en/latest/running.html Installation: pip install jupyter I hope that clarifies what is the issue that we are facing. Regards, Amro > On 08/23/2023 10:06 PM EEST Holger Vogt <hol...@un... mailto:hol...@un...> wrote: > > > Within your post there are two files included named cap_compare.ipynb. > > I do not have a tool to process them. > > What are your expectations in relation to the results you have sent? > > Holger > > > _______________________________________________ > Ngspice-users mailing list > Ngs...@li... mailto:Ngs...@li... > https://lists.sourceforge.net/lists/listinfo/ngspice-users > Best Regards, Amro Tork Founder Email: amr...@ma... mailto:amr...@ma... Website:http://www.mabrains.com --------------------------------------------- Mabrains www.mabrains.com https://www.mabrains.com/ CONFIDENTIAL COMMUNICATION: This email and any attachments thereto may contain private and confidential material for the sole use of the intended recipient. Any review, copying, or distribution of this email (or any attachments thereto) by others is strictly prohibited. If you are not the intended recipient, please contact the sender immediately and permanently delete the original and any copies of this email and any attachments thereto. |