libLCS is a hardware description library in C++ aiming to be as powerfull and easy as the Verilog HDL. It currently supports logic gates, flipflops, clock, and facilitates delays, continuous assignments and variable value dumping into VCD files.
License
GNU General Public License version 2.0 (GPLv2), GNU Library or Lesser General Public License version 2.0 (LGPLv2)Follow Logic Circuit Simulation in C++
Other Useful Business Software
Secure File Transfer for Windows with Cerberus by Redwood
Cerberus supports unlimited users and connections on a single IP, with built-in encryption, 2FA, and a browser-based web client — all deployable in under 15 minutes with a 25-day free trial.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Logic Circuit Simulation in C++!