When I was trying to simulate the code on Friday morning, I made some changed to the SRAM block in dataMem because it can't simulate. I think I put it in the ifdef part and uncomment the other board ram module. I don't think the problem exists in our SRAM module and since we use both module many times. We need to be able to simulate in 125 as well, and possibly on those super fast xeon computers.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
When I was trying to simulate the code on Friday morning, I made some changed to the SRAM block in dataMem because it can't simulate. I think I put it in the ifdef part and uncomment the other board ram module. I don't think the problem exists in our SRAM module and since we use both module many times. We need to be able to simulate in 125 as well, and possibly on those super fast xeon computers.