We should be writing test cases to try and break the cache and datapath overall. The datapath should be fully functional but we want to focus on the capabilities and limitations of the memWrapper, write buffer and cache.
For board testing, although we do not anticipate problems, I will be in tomorrow to begin board testing if you don't get a chance to. This gives us a few days to work out bugs that we find on the board that we do not get in simulation. However, usually board errors indicate false simulation (ahem.).
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
We should be writing test cases to try and break the cache and datapath overall. The datapath should be fully functional but we want to focus on the capabilities and limitations of the memWrapper, write buffer and cache.
For board testing, although we do not anticipate problems, I will be in tomorrow to begin board testing if you don't get a chance to. This gives us a few days to work out bugs that we find on the board that we do not get in simulation. However, usually board errors indicate false simulation (ahem.).