This is a simple CPU design, written in Verilog, intended for educational purposes. The objective is to provide a simulatable processor where the source code exposes concepts in CPU microarchitecture.
License
BSD License, MIT LicenseFollow EduCPU
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of EduCPU!