Search Results for "chip"
Sort By:
Showing 7 open source projects for "chip"
View related business solutions-
Automate contact and company data extractionGenerate leads at scale without building or maintaining scrapers. Use 10,000+ ready-made tools that handle authentication, pagination, and anti-bot protection. Pull data from business directories, social profiles, and public sources, then export to your CRM or database via API. Schedule recurring extractions, enrich existing datasets, and integrate with your workflows.
-
Atera all-in-one platform IT management software with AI agentsAtera’s AI agents don’t just assist, they act. From detection to resolution, they handle incidents and requests instantly, taking your IT management from automated to autonomous.
-
1
OpenOCD - Open On-Chip Debugger
The Open On-Chip Debugger
The "Open On-Chip Debugger" provides JTAG/SWD access from GDB (or directly with TCL scripts) to processors with ARM and MIPS based cores. See website for full list of supported targets. -
2
Zilog Z80
Z80 shared library including some nice test-projects
Another Zilog Z80 emulation. C++ class on a shared library. Simulates all pins of the Z80-Chip in a single function interface. Additionally are some Test-Projects added. 1. CP/M 2.2 emulator connectable by an telnet client. 2. An instruction set examiner. 3. An ZX-80 emulator. 4. An TK-80 emulator 5. An Z80 Dis-assembler driver for all supported instructions. -
3
scmRTOS is tiny Real-Time Preemptive Operating System intended for use with Single-Chip Microcontrollers. scmRTOS is capable to run on small uCs with as little amount of RAM as 512 bytes. The RTOS is written on C++ and supports various platforms.
-
4
DOS packet driver for Realtek RTL8101 integrated LAN chips. This project is the early development stage. All help is appreciated. Purpose: Create a generic packet driver for DOS to work on the RT8101 RTL8136 and RTL8139 chip-set.
-
Grafana: The open and composable observability platformGrafana is the open source analytics & monitoring solution for every database.
-
5
This project contains some test scripts and software for Analog Devices' DSP chip emulators. This verifies whether a particular emulator is working correctly with a particular PC and target board.
-
6
This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.
-
7
The Ogg Vorbis Player (http://www.xiph.org/ogg/vorbis/index.html) shall be implemented in form of a system-on-a-chip by using hardware/software co-design techniques using prototyping board with the open source LEON processor (http://www.gaisler.com).
- Previous
- You're on page 1
- Next
