Open Source Cygwin Hardware Platforms
Sort By:
Hardware Platforms for Cygwin
Browse free open source Hardware platforms and projects for Cygwin below. Use the toggles on the left to filter open source Hardware platforms by OS, license, language, programming language, and project status.
-
$300 Free Credits to Build on Google CloudPut your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.
-
Train ML Models With SQL You Already KnowBuild and deploy ML models using familiar SQL. Automate data prep with built-in Gemini. Query 1 TB and store 10 GB free monthly.
-
1
S.M.A.R.T. Monitoring Tools
Disk Inspection and Monitoring
smartmontools contains utility programs (smartctl, smartd) to control/monitor storage systems using the Self-Monitoring, Analysis and Reporting Technology System (S.M.A.R.T.) built into most modern ATA and SCSI disks. It is derived from smartsuite. -
2
libusb
A cross-platform library that gives apps easy access to USB devices
Library to enable user space application programs to communicate with USB devices -
3
GlobalPlatform
Implementation of GlobalPlatform smart card specification
The GlobalPlatform card specification is a standard for the management of the contents on a smart card. Mainly this comprises the installation and the removal of applications. This project offers a C library and a command line shell. Find more information on https://kaoh.github.io/globalplatform/ -
4
rkflashtool
Tools for flashing Rockchip devices
Tools for flashing Rockchip devices. -
MongoDB Atlas runs apps anywhereMongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.
-
5
NB: Development has been moved to Github: https://github.com/avrdudes/avarice AVaRICE is a program for interfacing the Atmel JTAG ICE to GDB to allow users to debug their embedded AVR target.
-
6
Parallel Events and Asynchronous tasKing Library. Originally combining multi-threading with an efficient I/O event model, it's now more a lightweight object-oriented framework for event-based applications.
-
7
srcpd: modular SRCP server
SRCP system daemon
The srcpd is a gateway between any kind of model railway systems and user interface programs that support the Simple Railroad Command Protocol SRCP. -
8
Windows User Space AppleSMC Driver
Windows User Space AppleSMC Driver (64-bit only)
A Windows User Space AppleSMC Driver based on InpOutx64 and applesmc.c Linux kernel driver -
9
owfs and owhttpd
Project moved to https://github.com/owfs/owfs/
Please note that OWFS source code, and all Issue/Tickets/merge requests have now been moved to https://github.com/owfs/owfs/. Developer mailing lists will still be kept at Sourceforge. ---- OWFS -- 1-Wire file system. Use the Dallas 1-Wire and iButton chips with standard filesystem commands. Create temperature loggers. Monitor everything. OWHTTPD -- same system, only used as a light weight web server. OWFS is also ported to embedded routers, Mac OSX and Windows. Basically you can use these inexpensive little sensors and other chips with very simple wiring to sense and control the physical environment. The interface is very flexible -- everything from a web browser, to read and writing directly to the chip's "file" to integrating with your programs -- even over the internet. There is a growing number of 1-wire sensors: temperature, voltage, humidity, light, ultraviolet, pressure, thermisters, thermocouples, programmable microcontrollers, relays, lights, LCD panels, etc -
Veeam Data Platform v13.1Try Veeam Data Platform today. Experience the unified platform that's secure by design, portable by default, and proven to recover clean, fast, and anywhere.
-
10
URBI: Universal Robotic Body Interface. URBI is a scripted command language used to control robots (AIBO, pioneer,...). It is a robot-independant API based on a client/server architecture. Liburbi C++/Java/Matlab are available here. Forum available at ht
-
11
CanFestival focuses on providing an ANSI-C platform independent CANOpen stack that can be implemented as master or slave nodes on PCs, Real-time IPCs, and Microcontrollers. A WxPython based CanOpen Object Dictionary editor GUI is also provided.
-
12
AVRDUDE is software for programming Atmel AVR Microcontrollers. This package is a modified version of AVRDUDE 5.3.1. The original AVRDUDE was modified to retry syncing with the device/programmer 10 times instead of 1 (as it was in original version).
-
13
-
14
DAISHO is a Bash Script to Automate MACCHANGER. Daisho Is Designed to work on Unix systems like Ubuntu, Fedora, Back-Track, Red-HAT.
-
15
DevMgr
Simple tool that allows you to explore the devices on the machine.
-
16
Drone WayPointer
A ROS package to remotely control the Parrot AR Drone 2.0
"Drone WayPointer" is a ROS package that provides a UI to allow for remote control of the Parrot AR Drone 2.0. It is developed in C++ with qt-ros and the Qt4 Development FrameWork. It is designed to work with the ROS - Fuerte and it uses the the ardrone_autonomy driver (Fuerte-devel Branch). It has so far only been tested on the tum_simulator and not on the actual drone. The main functionalities it provides is camera streams of front or bottom cameras of the drone, button and slider control of the drone XYZ velocities, control using waypoints and waypoint commands, pose estimation using simple dead-reckoning and measurement and image recording functionalities. -
17
FPGAsm
Create fast bare-metal FPGA designs without Verilog or VHDL
FPGAsm is a low-level alternative to verilog and VHDL. A near-instant 'assembler for FPGAs', this simple yet powerful language facilitates bottom-up design, layout and wiring of modules, and generation of .xdl output. With about 10 keywords to learn, you can start making circuits in minutes. Now you can focus on learning the ins and outs of the FPGA instead of complex tools and languages. Fast turnaround time and bottom-up approach invite exploration, experimentation, live circuit testing and physical test harness creation, radically changing the workflow. FPGAsm offers you an opportunity to REALLY understand Xilinx FPGAs, create circuits DIRECTLY on the FPGA using an opensource tool, and share your knowlege and projects with the community. Supported architectures: Xilinx (via xdl) -
18
Geforce Driver Check (GDC)
Nvidia Display Driver auto installer and version checker
Checks for new Nvidia Geforce Display Drivers then does an automated unattended install, or with many more options. You can silent install, and only just install the basics, no bloat! Instantly check to see if you have latest driver offering. -
19
The "JTAG-GDB server" is a program for integrating the ARM-Embedded ICE logic with the GNU-Debugger GDB.
-
20
Download GPS track from the GPS logger "Solmeta Geotagger Pro" under Linux; Auslesen des Geotaggers * Geotag images with image direction, pitch, roll; Geotagging mit Blickrichtung * Altitudes/Höhen from geonames.org * NMEA analysis: DOP, satellite
-
21
OCP - Open Controller Platform is software platform that makes it easy to build a cross-compilation toolchain with C compiler, assembler, emulator and programming tools for embedded micro corntroller systems.
-
22
Relacy is a framework for agent-oriented programming in C++. Agents are autonomous objects, they interact fully asynchronously with messages. Relacy provides means for defining user agents and messages, as well as runtime system.
-
23
SNOW Board is come from [Suck and NO Warranty Board](Well,At least,For alpha version)This board will has Atmel-AT91SAM9261 as MPU,Touch panel as interface.Expansion hardware board can be adding later.uClinux,T-engine,TOPPERS will running on this.Lets Fun
-
24
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
25
HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.
