The H.264 VHDL core is a hardware implementation of the H.264 video compression algorithm. The core accepts up to the highest resolution HDTV video stream as input and outputs the encoded bitstream. Simple, fully synchronous design with low gate count.

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow H.264 VHDL

H.264 VHDL Web Site

You Might Also Like
Intelligent network automation for businesses and organizations Icon
Intelligent network automation for businesses and organizations

Network automation for the hybrid multi-cloud era

BackBox seamlessly integrates with network monitoring and NetOps platforms and automates configuration backups, restores, and change detection. BackBox also provides before and after config diffs for change management, and automated remediation of discovered network security issues.
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
2
0
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

User Reviews

There are no 3 star reviews.

Additional Project Details

Intended Audience

Telecommunications Industry

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Codec Software, VHDL/Verilog Realtime Processing Software

Registered

2007-12-03