Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.
License
GNU General Public License version 2.0 (GPLv2)Follow GPL Cver
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of GPL Cver!