We provide MATLAB and Verilog Models of GeAr, and previously proposed adders (ACA-I, ETAII, ACA-II and GDA) at http://sourceforge.net/projects/approxadderlib/
GeAr is a low latency Generic Accuracy Configurable Adder that provides a higher number of potential configurations compared to state-of-the-art approximate adders, thus enabling a high degree of flexibility and trade-off between performance and output quality.
These MATALB and Verilog models can allow software programmer as well as hardware designers to evaluate their code and design. To the best of our knowledge, this is the first open-source library of approximate adders that facilitates reproducible comparisons and further research and development in this direction across various layers of design abstraction.

This work is a result of collaborative effort between Chair for Embedded Systems (CES) at Karlsruhe Institute of Technology (KIT), Germany and Vision Image and Signal Processing (VISpro) Lab at SEECS-NUST, Pakistan.

Project Activity

See All Activity >

Follow ApproxAdderLib

ApproxAdderLib Web Site

You Might Also Like
Red Hat Ansible Automation Platform on Microsoft Azure Icon
Red Hat Ansible Automation Platform on Microsoft Azure

Red Hat Ansible Automation Platform on Azure allows you to quickly deploy, automate, and manage resources securely and at scale.

Deploy Red Hat Ansible Automation Platform on Microsoft Azure for a strategic automation solution that allows you to orchestrate, govern and operationalize your Azure environment.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ApproxAdderLib!

Additional Project Details

Languages

English

Intended Audience

Science/Research, Education, Engineering

User Interface

Command-line

Programming Language

MATLAB, VHDL/Verilog

Related Categories

MATLAB Hardware Platform, MATLAB Electronic Design Automation (EDA) Software, MATLAB Performance Testing Software, VHDL/Verilog Hardware Platform, VHDL/Verilog Electronic Design Automation (EDA) Software, VHDL/Verilog Performance Testing Software

Registered

2015-05-28