The version 0.2.1 fixed some bugs and added keywords in Verilog. added preference about font style.
Log in to post a comment.
