Program for creating Verilog synthesizable XOR trees for high performance designs. Supports creation of Hamming Code (ECC) generators, checkers, and GF2 Multipliers.

Features

  • ECC Generation/Checking
  • AES-GCM Multiplier Generator
  • GF2 Multiplier Generator

Project Samples

Project Activity

See All Activity >

License

BSD License

Follow XOR Tree Generator

XOR Tree Generator Web Site

Other Useful Business Software
Outgrown Windows Task Scheduler? Icon
Outgrown Windows Task Scheduler?

Free diagnostic identifies where your workflow is breaking down—with instant analysis of your scheduling environment.

Windows Task Scheduler wasn't built for complex, cross-platform automation. Get a free diagnostic that shows exactly where things are failing and provides remediation recommendations. Interactive HTML report delivered in minutes.
Download Free Tool
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
1
0
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

User Reviews

  • I have used it and it works
Read more reviews >

Additional Project Details

Intended Audience

Telecommunications Industry

User Interface

Command-line, Java Swing

Programming Language

Java

Related Categories

Java Code Generators, Java Electronic Design Automation (EDA) Software

Registered

2008-11-15