USB DE2 VHDL Firmware and LabVIEW Driver Icon

USB DE2 VHDL Firmware and LabVIEW Driver

Add a Review
0 Downloads (This Week)
Last Update:
Browse All Files


The goal of this project is to develop an easily modifiable combination of VHDL firmware and LabView drivers for use with laboratory automation control and data acquisition using Terasic's DE2 board and the ISP1362 USB interface chip.

USB DE2 VHDL Firmware and LabVIEW Driver Web Site




Open Software License


Other Useful Business Software

Searching for Affordable Business Phone Service? Icon

If you're on the hunt for business phone service that is reliable and budget-friendly, Voice over Internet Protocol (VoIP) is your answer.

Searching for Affordable Business Phone Service? Icon
Today's small-to-medium-sized (SMB) businesses and large enterprises are saving on their monthly communications costs by making one simple decision: to switch to a VoIP service solution from their old, outdated Plain Old Telephone Service (POTS). By choosing a new VoIP service, these companies enjoy the flexibility, reliability, call features, and audio quality that only a VoIP service can provide. Plus, they cut their phone bill by up to 70%!

User Ratings

ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
Write a Review

User Reviews

  • 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5

    This project succeeds at creating a standalone interface to ISP1362 chip on DE2 board without using the Nios II processor. However, this project suffers from some common pitfalls of hardware design, namely: Compiling this project with Quartus 11 & 12 results in FMAx of 12 MHz, however the minimum clock frequency that the design is supposed to operate safely is 25MHz. The fact that it worked on my board could be attributed to Quartus Timing Analyzer reporting worst case Fmax - but knowing that there is no margin means that this will not work for all boards. -Using the output of a flip flop to drive a clock input of a flip flop - not a good practice on FPGAs - especially if you want to interface the design with other code that is synchronous to the same source clock. - Strong coupling - the entire functionality is placed into one big state machine, which is difficult to maintain, and the design takes a very long time to elaborate. I have used this project as a reference to implement a standalone USB interface to DE2 board. My project can be found here: It alleviates problems mentioned above, and can be used in many areas where simple and reliable communication with PC is required without having to rely on UART.

    Posted 09/03/2012
Read more reviews

Additional Project Details

Intended Audience

Science/Research, Developers

Programming Language

LabVIEW, VHDL/Verilog



Thanks for helping keep SourceForge clean.

Screenshot instructions:
Red Hat Linux   Ubuntu

Click URL instructions:
Right-click on ad, choose "Copy Link", then paste here →
(This may not be possible with some types of ads)

More information about our ad policies

Briefly describe the problem (required):

Upload screenshot of ad (required):
Select a file, or drag & drop file here.

Please provide the ad click URL, if possible:

Get latest updates about Open Source Projects, Conferences and News.

Sign up for the SourceForge newsletter:

JavaScript is required for this form.

No, thanks