Application defines templates of VHDL structures, which allows us comfortly generate most used VHDL structures. It can also work with VHDL testbench templates from which can be created VHDL testbenches of existing projects.

Features

  • This is first version. It has some known bugs, but can be useful. The second version should be a result of my thesis. I will try to make an english manual soon. Second version will also contain independent reusable VHDL parser (tree & tables).
  • A new version of VHDL SGen will be based on NetBeans RCP.
  • Added VHDL syntax highlighting support for Netbeans IDE (.nbm file in Files). New version of VHDL SGen with VHDL project support is under development.
  • NEW - Check out brand new vhdl tool -> VHDT (VHDL Design Tool) http://sourceforge.net/projects/vhdt

Project Samples

application main window edit window

Project Activity

See All Activity >

Categories

Code Generators

License

GNU General Public License version 2.0 (GPLv2)

Follow VHDL SGen

VHDL SGen Web Site

Other Useful Business Software
AI-powered service management for IT and enterprise teams Icon
AI-powered service management for IT and enterprise teams

Enterprise-grade ITSM, for every business

Give your IT, operations, and business teams the ability to deliver exceptional services—without the complexity. Maximize operational efficiency with refreshingly simple, AI-powered Freshservice.
Try it Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of VHDL SGen!

Additional Project Details

Languages

Czech, English

Intended Audience

Developers, Education, Engineering

User Interface

Java Swing

Programming Language

Java, VHDL/Verilog

Related Categories

VHDL/Verilog Code Generators, Java Code Generators

Registered

2010-10-21
Report inappropriate content