Application defines templates of VHDL structures, which allows us comfortly generate most used VHDL structures. It can also work with VHDL testbench templates from which can be created VHDL testbenches of existing projects.

Features

  • This is first version. It has some known bugs, but can be useful. The second version should be a result of my thesis. I will try to make an english manual soon. Second version will also contain independent reusable VHDL parser (tree & tables).
  • A new version of VHDL SGen will be based on NetBeans RCP.
  • Added VHDL syntax highlighting support for Netbeans IDE (.nbm file in Files). New version of VHDL SGen with VHDL project support is under development.
  • NEW - Check out brand new vhdl tool -> VHDT (VHDL Design Tool) http://sourceforge.net/projects/vhdt

Project Samples

Project Activity

See All Activity >

Categories

Code Generators

License

GNU General Public License version 2.0 (GPLv2)

Follow VHDL SGen

VHDL SGen Web Site

Other Useful Business Software
Our Free Plans just got better! | Auth0 Icon
Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
Try free now
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of VHDL SGen!

Additional Project Details

Languages

Czech, English

Intended Audience

Education, Developers, Engineering

User Interface

Java Swing

Programming Language

VHDL/Verilog, Java

Related Categories

VHDL/Verilog Code Generators, Java Code Generators

Registered

2010-10-21