Application defines templates of VHDL structures, which allows us comfortly generate most used VHDL structures. It can also work with VHDL testbench templates from which can be created VHDL testbenches of existing projects.
- This is first version. It has some known bugs, but can be useful. The second version should be a result of my thesis. I will try to make an english manual soon. Second version will also contain independent reusable VHDL parser (tree & tables).
- A new version of VHDL SGen will be based on NetBeans RCP.
- Added VHDL syntax highlighting support for Netbeans IDE (.nbm file in Files). New version of VHDL SGen with VHDL project support is under development.
- NEW - Check out brand new vhdl tool -> VHDT (VHDL Design Tool) http://sourceforge.net/projects/vhdt
Be the first to post a review of VHDL SGen!