VeriWell is a full Verilog simulator. It supports nearly all of the IEEE1364-1995 standard, as well as PLI 1.0. Yes, VeriWell *is* the same simulator that was sold by Wellspring Solutions in the mid-1990 and was included with the Thomas and Moorby book

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow VeriWell Verilog Simulator

VeriWell Verilog Simulator Web Site

You Might Also Like
Business Continuity Solutions | ConnectWise BCDR Icon
Business Continuity Solutions | ConnectWise BCDR

Build a foundation for data security and disaster recovery to fit your clients’ needs no matter the budget.

Whether natural disaster, cyberattack, or plain-old human error, data can disappear in the blink of an eye. ConnectWise BCDR (formerly Recover) delivers reliable and secure backup and disaster recovery backed by powerful automation and a 24/7 NOC to get your clients back to work in minutes, not days.
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
0
1
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 5 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 3 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 3 / 5

User Reviews

  • small & quick, very well ! but it does NOT support v2001 and there are some bugs. I fixed a little and forked it to "bitbucket.org/Simuc/veriwell/".
Read more reviews >

Additional Project Details

Intended Audience

Developers

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Electronic Design Automation (EDA) Software

Registered

2005-09-09