Verilog processor for Notepad++. Current features:

- Instantiate a module
- Insert registers/wires from a module
- Generate a test bench template
- Automatically inserts a default header for a test bench
- Insert a clocked always block

v1.2.0 now supports ANSI and non-ANSI module declarations.

To use this plugin, select the module declaration (including parameter and I/O definitions below for non-ANSI) and click SHIFT-CTRL-C. This selects the module and parses its components. After this, all other functions are available.

Project Activity

See All Activity >

License

GNU General Public License version 3.0 (GPLv3)

Follow Notepad++ Verilog Plugin

Notepad++ Verilog Plugin Web Site

Other Useful Business Software
AI-powered service management for IT and enterprise teams Icon
AI-powered service management for IT and enterprise teams

Enterprise-grade ITSM, for every business

Give your IT, operations, and business teams the ability to deliver exceptional services—without the complexity. Maximize operational efficiency with refreshingly simple, AI-powered Freshservice.
Try it Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Notepad++ Verilog Plugin!

Additional Project Details

Intended Audience

Engineering

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Text Editors, VHDL/Verilog Integrated Development Environments (IDE), VHDL/Verilog Scientific Engineering

Registered

2014-07-18