Verilog processor for Notepad++. Current features:

- Instantiate a module
- Insert registers/wires from a module
- Generate a test bench template
- Automatically inserts a default header for a test bench
- Insert a clocked always block

v1.2.0 now supports ANSI and non-ANSI module declarations.

To use this plugin, select the module declaration (including parameter and I/O definitions below for non-ANSI) and click SHIFT-CTRL-C. This selects the module and parses its components. After this, all other functions are available.

Project Activity

See All Activity >

License

GNU General Public License version 3.0 (GPLv3)

Follow Notepad++ Verilog Plugin

Notepad++ Verilog Plugin Web Site

nel_h2
Gen AI apps are built with MongoDB Atlas Icon
Gen AI apps are built with MongoDB Atlas

Build gen AI apps with an all-in-one modern database: MongoDB Atlas

MongoDB Atlas provides built-in vector search and a flexible document model so developers can build, scale, and run gen AI apps without stitching together multiple databases. From LLM integration to semantic search, Atlas simplifies your AI architecture—and it’s free to get started.
Start Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Notepad++ Verilog Plugin!

Additional Project Details

Intended Audience

Engineering

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Text Editors, VHDL/Verilog Integrated Development Environments (IDE), VHDL/Verilog Scientific Engineering

Registered

2014-07-18