Given a circuit described in terms of common CMOS logic gates, this is capable of minimizing logic area by repetitive examination of sets of three gates, utilizing a pre-computed lookup table of pre-optimized replacements. Reductions include XOR gates and can be extended to 3-input logic gates.

Project Activity

See All Activity >

License

GNU Library or Lesser General Public License version 3.0 (LGPLv3)

Follow Fast Tabular Local Logic Minimizer

Fast Tabular Local Logic Minimizer Web Site

Other Useful Business Software
Earn up to 16% annual interest with Nexo. Icon
Earn up to 16% annual interest with Nexo.

Access competitive interest rates on your digital assets.

Generate interest, borrow against your crypto, and trade a range of cryptocurrencies — all in one platform. Geographic restrictions, eligibility, and terms apply.
Get started with Nexo.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Fast Tabular Local Logic Minimizer!

Additional Project Details

Intended Audience

Engineering

Programming Language

C++

Related Categories

C++ Electronic Design Automation (EDA) Software

Registered

2014-09-16