This project aim to develop a suite of tool to ease the development of ASIC/FPGA solution. The final program should be an IDE enabling the creation and specification of a project from it's start to finish.
- netlist extractor from edn for one chip
- netlist to ucf creator
Be the first to post a review of ChipIDE!