This project aim to develop a suite of tool to ease the development of ASIC/FPGA solution. The final program should be an IDE enabling the creation and specification of a project from it's start to finish.

Features

  • netlist extractor from edn for one chip
  • netlist to ucf creator

Project Activity

See All Activity >

Categories

Code Generators, Scientific/Engineering

License

MIT License

Follow ChipIDE

ChipIDE Web Site

Other Useful Business Software
Our Free Plans just got better! | Auth0 Icon
Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
Try free now
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ChipIDE!

Additional Project Details

Operating Systems

Linux, BSD, Windows

Intended Audience

Science/Research

User Interface

Project is a templating system, Command-line, Qt

Programming Language

C++, VHDL/Verilog

Related Categories

C++ Code Generators, C++ Scientific Engineering, VHDL/Verilog Code Generators, VHDL/Verilog Scientific Engineering

Registered

2008-11-25
Report inappropriate content