Given a circuit described in terms of common CMOS logic gates, this is capable of minimizing logic area by repetitive examination of sets of three gates, utilizing a pre-computed lookup table of pre-optimized replacements. Reductions include XOR gates and can be extended to 3-input logic gates.

Project Activity

See All Activity >

License

GNU Library or Lesser General Public License version 3.0 (LGPLv3)

Follow Fast Tabular Local Logic Minimizer

Fast Tabular Local Logic Minimizer Web Site

Other Useful Business Software
Error to trace to log to deploy. One click. No SSH. Icon
Error to trace to log to deploy. One click. No SSH.

Catch the cause before the pager goes off.

AppSignal links every error to the trace, the trace to the log, the log to the deploy that shipped it.
Free 30 days.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Fast Tabular Local Logic Minimizer!

Additional Project Details

Intended Audience

Engineering

Programming Language

C++

Related Categories

C++ Electronic Design Automation (EDA) Software

Registered

2014-09-16