This is a simple CPU design, written in Verilog, intended for educational purposes. The objective is to provide a simulatable processor where the source code exposes concepts in CPU microarchitecture.

Project Activity

See All Activity >

Categories

Hardware, Education

License

BSD License, MIT License

Follow EduCPU

EduCPU Web Site

Other Useful Business Software
Train ML Models With SQL You Already Know Icon
Train ML Models With SQL You Already Know

BigQuery automates data prep, analysis, and predictions with built-in AI assistance.

Build and deploy ML models using familiar SQL. Automate data prep with built-in Gemini. Query 1 TB and store 10 GB free monthly.
Try Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of EduCPU!

Additional Project Details

Intended Audience

Education, Science/Research

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Hardware Platform, VHDL/Verilog Education Software

Registered

2014-07-23