ALCHA aims to reduce FPGA project develop time by means of automation and abstraction, but without loosing the low-level control that HDLs, such as Verilog, provides.

It will support an object oriented programming model, abstract data and signal types, and compile-time scripting.

Features

  • Compile to complete vendor-specific project from largely vendor-neutral source
  • Automated timing-requirement generation
  • Proceedural state-machine programming model
  • Bit- and timing-accurate circuit description
  • Compile-time scripting

Project Samples

Project Activity

See All Activity >

License

GNU General Public License version 3.0 (GPLv3)

Follow ALCHA

ALCHA Web Site

Other Useful Business Software
$300 Free Credits to Build on Google Cloud Icon
$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.
Start Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ALCHA!

Additional Project Details

Languages

English

Intended Audience

Developers, Engineering, Science/Research

User Interface

Command-line

Programming Language

C++

Related Categories

C++ Code Generators, C++ Compilers, C++ Programming Languages

Registered

2015-10-26