Search Results for "windows hex memory"
Sort By:
Showing 9 open source projects for "windows hex memory"
View related business solutions-
Our Free Plans just got better! | Auth0 by OktaYou asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your secuirty. Auth0 now, thank yourself later.
-
Bright Data - All in One Platform for Proxies and Web ScrapingBright Data offers the highest quality proxies with automated session management, IP rotation, and advanced web unlocking technology. Enjoy reliable, fast performance with easy integration, a user-friendly dashboard, and enterprise-grade scaling. Powered by ethically-sourced residential IPs for seamless web scraping.
-
1
Maxima -- GPL CAS based on DOE-MACSYMA
Computer Algebra System written in Common Lisp
.... Users can write programs in its native programming language, and many have contributed useful packages in a variety of areas over the decades. Maxima is GPL-licensed and largely written in Common Lisp. Executables can be downloaded for Windows, Mac, Linux, and Android; source code is also available. An active community maintains and extends the system. Maxima is widely used. Additional add-on packages for Maxima can be found at: https://github.com/maxima-project-on-github/maxima-packages -
2
IP-XACT 2009/2014 Platform
Smart GUI/Commandline tools to create IP-XACT( 2009/2014) files
Smart GUI to create or update IP-XACT often needed for the IP packaging. It has capability create Bus Definitions from scratch to populate BusDef library. One can create IP-XACT Component, Design or Registers by importing Ip in System Verilog/Verilog-95/VHDL, instantiate Bus Interfaces with proper port maps and attributes as needed. Smart GUI to create IP-XACT Registers, Memory Maps, Address Blocks for IP- has feature to import XLS or Verilog . It has Tcl/Python API support... -
3
Baya - SoC Integration Platform
Best in class SoC Integration Platform, IP-XACT, Verilog VHDL, UPF
... with advance queries 8. Hierarchy Manipulation to create Power Domain, Voltage Domain, comply with Floor planning 8.a. Insert new hierarchy 8.b. Remove existing hierarchy 9. Associate the IP-XACT memory maps with the SoC component instances 10. Dump out the C Model for the entire design 11. Glue-Logic insertion 12. Spare port insertion across hierarchies 13. Automatic creation of the top module and it's ports based upon specified rule 14. Creates stub module -
4
TArray
Typed Arrays for Tcl
TArray is a Tcl extension that implements typed arrays. The primary motivation is to minimize memory usage and parallelize operations when dealing with large data sets. TArray provides a raw array data type that can then be scripted to provide more sophisticated collection structures. -
NeoLoad is a very comprehensive tool if you are looking for a performance test tool for web applications and other applicationsYour applications are all built differently, but they all need to perform. NeoLoad simplifies and scales performance testing for everything, from APIs and microservices, to end-to-end application testing through innovative protocol and browser-based capabilities.
-
5
ixbar3000
Multiplatform Multiemulator Frontend
ixbar3000 is a frontend, it allows you to browse/launch games from a centralized place. While doing so it’ll keep statistics on your usage. You can also use it to store highscores on games that doesn’t have battery memory. Demo videos: http://www.youtube.com/playlist?list=PLsYn7B5Y4pDxKzEfZSIqlG62yswJXgBu2&feature=plcp -
6
iTclC is a framework for [incr Tcl]. It makes Itcl more flexible. Provides: memory management and mechanisms for creating user interfaces. Not yet suitable for developing professional applications with - of course it is a very basic framework.
-
7
-
8
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format. This project is ported to github and can be found at: https://github.com/chiphackers/covered
-
9
Efficient Symbolic Tools package (EST) is a BDD based tool for the formal verification of concurrent systems. Its advantages are flexibility, portability and an efficient memory management. It runs under different OS, including Linux and Windows 2000/XP.
-
Multi-Site Network and Cloud Connectivity for BusinessesAs your users rely more and more on Cloud and Internet-based technologies, reliable internet connectivity becomes more and more important to your business. With Bigleaf’s proven SD-WAN architecture, groundbreaking AI, and DDoS attack mitigation, you can finally deliver the reliable internet connectivity your business needs without the limitations of traditional networking platforms. Bigleaf’s Cloud Access Network and plug-and-play router allow for limitless control to and from anywhere your traffic needs to go. Bigleaf’s self-driving AI automatically identifies and adapts to any changing circuit conditions and traffic needs—addressing issues before they impact your users. Bigleaf puts you in the driver’s seat of every complaint and support call with full-path traffic and network performance data, delivered as actionable insights, reports, and alerts.
- Previous
- You're on page 1
- Next