Search Results for "logic"
Sort By:
Showing 6 open source projects for "logic"
View related business solutions-
Go from Code to Production URL in SecondsSkip the Kubernetes configs. Cloud Run handles HTTPS, scaling, and infrastructure automatically. Two million requests free per month.
-
Our Free Plans just got better! | Auth0You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
-
1
Zint Barcode Generator
A barcode encoding library supporting over 50 symbologies.
Encodes data into any of the following: Australia Post, Aztec Code & Runes, BC412, Channel, Codabar, Codablock-F, Code 11, Code 128, Code 16K, Code 2 of 5 (incl. IATA, Interleaved, Data Logic, ITF-14, Deutsche Post Leitcode & Identcode), Code 32 (Italian Pharmacode), Code 39, Code 39+, Code 49, Code 93, Code One, DAFT, Data Matrix (incl. DMRE), DotCode, DPD, Dutch Post KIX, EAN, FIM, Flattermarken, Grid Matrix, GS1 DataBar (incl. stacked & GS1 Composite symbols), GS1-128, Han Xin, HIBC, ISBN, Japan Post, Korea Post, LOGMARS, MaxiCode, NVE-18 ( SSCC-18), PDF417 & MicroPDF417, Pharmacode, PLANET, POSTNET, Plessey (MSI & UK), PZN, QR Code, Micro QR & rMQR, Royal Mail RM4SCC & Mailmark, Telepen, Ultracode, UPC-A, UPC-E, UPNQR, UPU S10, USPS Intelligent Mail and VIN. ... -
2
The Eagle Project
Implementation of Tcl for the CLR.
Eagle (Extensible Adaptable Generalized Logic Engine) is an implementation of the Tcl scripting language for the Common Language Runtime (CLR). -
3
Baya - SoC Integration Platform
Best in class SoC Integration Platform, IP-XACT, Verilog VHDL, UPF
...Insert new hierarchy 8.b. Remove existing hierarchy 9. Associate the IP-XACT memory maps with the SoC component instances 10. Dump out the C Model for the entire design 11. Glue-Logic insertion 12. Spare port insertion across hierarchies 13. Automatic creation of the top module and it's ports based upon specified rule 14. Creates stub module -
4
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format. This project is ported to github and can be found at: https://github.com/chiphackers/covered
-
Gemini 3 and 200+ AI Models on One PlatformBuild generative AI apps with Vertex AI. Switch between models without switching platforms.
-
5
Tickle Bomb is a fun logic game. Select the safe tiles based on hints about the number of bombs in neighboring tiles. Similar to Xbomb or Windows Minesweeper, Tickle bomb has far more interesting geometry and better design.
-
6
Fi-shell is a front-end to your system shell. It provides nonblocking i/o (concurrency) and pattern maching that is both easy to remember and readable (logic programming)
- Previous
- You're on page 1
- Next
