Showing 10 open source projects for "no code ai design"

View related business solutions
  • Atera all-in-one platform IT management software with AI agents Icon
    Atera all-in-one platform IT management software with AI agents

    Ideal for internal IT departments or managed service providers (MSPs)

    Atera’s AI agents don’t just assist, they act. From detection to resolution, they handle incidents and requests instantly, taking your IT management from automated to autonomous.
    Learn More
  • Desktop and Mobile Device Management Software Icon
    Desktop and Mobile Device Management Software

    It's a modern take on desktop management that can be scaled as per organizational needs.

    Desktop Central is a unified endpoint management (UEM) solution that helps in managing servers, laptops, desktops, smartphones, and tablets from a central location.
    Learn More
  • 1
    Arduino ASCOM Focuser Pro DIY

    Arduino ASCOM Focuser Pro DIY

    Arduino Focuser, fully ASCOM complaint

    myFocuserPro is an ASCOM and Moonlite compatible stepper motor telescope focus controller (DIY) based on Arduino Nano/Uno. A popular DIY ASCOM focuser with more than 121,000+ downloads. (c) Copyright Robert Brown 2014-2024. All Rights reserved. Permission is granted for personal and Academic use only. Spreadsheet to calculate what stepper motor to use. https://sourceforge.net/projects/arduinoascomfocuserpro2diy/files/Documentation/Nema-Stepper-Motors.xlsx/download
    Downloads: 22 This Week
    Last Update:
    See Project
  • 2
    HelenOS

    HelenOS

    A microkernel-based multiserver operating system written from scratch.

    ...HelenOS is therefore flexible, modular, extensible, fault tolerant and easy to understand. HelenOS does not aim to be a clone of any existing operating system and trades compatibility with legacy APIs for cleaner design. Most of HelenOS components have been made to order specifically for HelenOS so that its essential parts can stay free of adaptation layers, glue code, franken-components and the maintenance burden incurred by them.
    Downloads: 1 This Week
    Last Update:
    See Project
  • 3
    cMIPS

    cMIPS

    cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core

    This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips The code here is no longer up to date. The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 4
    Code Red Sim

    Code Red Sim

    A low-power ISA design and simulator for a 2010 IEEE competition

    This is a student project designed to compete in the 2010 IEEE Computer Society Student Competition: http://www.computer.org/portal/web/competition/2010competition The Code Red architecture is designed for extremely lower power environments, like distributed sensor networks. Included is a design of that architecture, a Java-based simulator, an implementation (without vector instructions) designed as a Logisim circuit (http://ozark.hendrix.edu/~burch/logisim/), and more. The name "Code Red" comes from our team name, the Red Team. ...
    Downloads: 0 This Week
    Last Update:
    See Project
  • Free and Open Source HR Software Icon
    Free and Open Source HR Software

    OrangeHRM provides a world-class HRIS experience and offers everything you and your team need to be that HR hero you know that you are.

    Give your HR team the tools they need to streamline administrative tasks, support employees, and make informed decisions with the OrangeHRM free and open source HR software.
    Learn More
  • 5

    EM-65C02

    A 65C02 Emulator for Microchip PIC24/33

    EM-65C02 emulates a Western Design Centre (WDC) 65C02 microprocessor on a Microchip PIC24/33 microcontroller. The code supports varying amounts of RAM and ROM depending on the features of the host device. The emulation speed depends on the device and its oscillator configuration. A PIC24EP running at 70MIPS has emulates a 65C02 running at about 6Mhz. The example code configuration uses a copy of the BBC BASIC ROM image and a simulation of enough of the Acorn MOS to make the BASIC work using a serial UART connection.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 6
    Udis86 is an easy-to-use minimalistic disassembler library for the x86 and x86-64 instruction set architectures. The primary intent of the design and development of udis86 is to aid software development projects that entail binary code analysis.
    Leader badge
    Downloads: 29 This Week
    Last Update:
    See Project
  • 7
    OpenVGA is an free and open FPGA-based implementation of a VGA compatible graphics adapter, and utilising low-cost hardware. The project includes the PCB schematic and artwork, Verilog HDL, firmware assembly code, and driver source code.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 8
    SimpleAVROS is RTOS designed special for AVR microcontrollers. Supported Compiler - AVR Studio. Language - Assembly. This is RTOS consist of source code. Supported microcontrollers - ATmega48; In the future- ATmega88/168, ATmega164/324/644, AT90usb82/162
    Downloads: 0 This Week
    Last Update:
    See Project
  • 9
    This project is to design and code high resolution timers for the linux operating system that conform to the POSIX API. The project aim is to have the resulting code accepted and integrated into the standard linux kernel.
    Downloads: 1 This Week
    Last Update:
    See Project
  • Turn speech into text using Google AI Icon
    Turn speech into text using Google AI

    Accurately convert voice to text in over 125 languages and variants by applying powerful machine learning models with an easy-to-use API.

    New customers get $300 in free credits to spend on Speech-to-Text. All customers get 60 minutes for transcribing and analyzing audio free per month, not charged against your credits.
    Try for free
  • 10
    This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.
    Downloads: 0 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next