Showing 4 open source projects for "bridge hand generator"

View related business solutions
  • Outgrown Windows Task Scheduler? Icon
    Outgrown Windows Task Scheduler?

    Free diagnostic identifies where your workflow is breaking down—with instant analysis of your scheduling environment.

    Windows Task Scheduler wasn't built for complex, cross-platform automation. Get a free diagnostic that shows exactly where things are failing and provides remediation recommendations. Interactive HTML report delivered in minutes.
    Download Free Tool
  • AI-generated apps that pass security review Icon
    AI-generated apps that pass security review

    Stop waiting on engineering. Build production-ready internal tools with AI—on your company data, in your cloud.

    Retool lets you generate dashboards, admin panels, and workflows directly on your data. Type something like “Build me a revenue dashboard on my Stripe data” and get a working app with security, permissions, and compliance built in from day one. Whether on our cloud or self-hosted, create the internal software your team needs without compromising enterprise standards or control.
    Try Retool free
  • 1
    Sysmon-Modular

    Sysmon-Modular

    A repository of sysmon configuration modules

    sysmon-modular is a community-driven repository that provides a modular, production-ready set of Sysmon configuration modules designed to be easily composed and tuned for different environments. The project organizes detection logic into per-event modules (for example, process creation, file create, network connection, registry events, image load, and many more) so operators can pick and choose which rules to enable without editing a monolithic XML by hand. It includes pre-generated...
    Downloads: 0 This Week
    Last Update:
    See Project
  • 2

    SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing
    Downloads: 1 This Week
    Last Update:
    See Project
  • 3

    Handy TCP/IP Server/Client Tools

    Various TCP/IP servers, clients and network management tools

    IPtools is an all in one package that includes various TCP/IP tools. Server: - FTP - TFTP - Syslog - Web - Remote Command - General UDP server - Multicast server Client utilities: - Multicast client - TFTP client Starting on version 0.2.0, a powerful network connection tools UBridge is added, it can bridge: - VXLAN (newly released) - UDP sessions - NIC card of the PC - Connections to Cisco Router Simulator "GNS3/dynamips" and H3C Router Simulator...
    Downloads: 8 This Week
    Last Update:
    See Project
  • 4
    Linux Analysis Tool
    Program main objective - simplification of search and solution of the problems linked to operation of printers and their drivers in OS Linux. Project homepage: http://rm-rfv.blogspot.com/
    Downloads: 0 This Week
    Last Update:
    See Project
  • Atera all-in-one platform IT management software with AI agents Icon
    Atera all-in-one platform IT management software with AI agents

    Ideal for internal IT departments or managed service providers (MSPs)

    Atera’s AI agents don’t just assist, they act. From detection to resolution, they handle incidents and requests instantly, taking your IT management from automated to autonomous.
    Learn More
  • Previous
  • You're on page 1
  • Next